MICROPROCESADORES TEORIA Y APLICACIONES

Fecha	Duración	Tema	Profesor
Julio 19	18 a 21 h	INTRODUCCION A LOS MICROPROCESADORES Un poco de Historia Evolución de las computadoras Sistemas basados en microprocesadores Software v.s. Hardware Aplicaciones en general	Dr. Adalberto González Burmeste
Julio 20	18 a 21 h	COMPOSICION FISICA DE LOS SISTEMAS (HARDWARE) Tipos de microprocesadores. El Intel 8080 Tipos de memorias. Ram, Rom, Prom, Eprom Tipos de periféricos y elementos de interface Otros componentes varios Descripción de sistemas sencillos Descripción de sistemas más complejos	Dr. Adalberto González Burmeste
Julio 21	18 a 21 h	COMPOSICION LOGICA DE LOS SISTEMAS (SOFTWARE) Programación (Assembly Language) Tipos de programas (Sistema y usuario) Programas de soporte (Monitor, Debug, Simulator) Compiladores (PL/M)y otros programas Intel 8080 Assembly Language Ejemplos de programación	Dr. Adalberto González Burmester
Julio 22	18 a 21 h	SESION PRACTICA: INTRODUCCION AL SDK-80 Componentes físicos (Hardware) Componentes lógicos (Software) Aplicaciones y prototipos Demostración práctica	Ing. César Chávez Zapata M. en C. Alejandro Guarda A. M. en C. Pedro S. Joselevich
Julio 23	18 a 21 h	SISTEMAS BASADOS EN MICROPROCESADORES Aplicaciones Industriales, Comerciales, Comunicaciones, etc. Aplicaciones en procesamiento de datos Instrumentación, experimentación, observación Otras aplicaciones. Algunos ejemplos	Dr. Adalberto González Burmester

MICROPROCESADORES TEORIA Y PRACTICA

Fecha	Duración	Tema	Profesor
Julio 24	9 a 12:30 h	SESION PRACTICA: ARITMETICA CON UN MICROPROCESADOR Aritmética binaria, BCD, punto flotante Programas para sumar, restar, multiplicar y dividir Lectura dirigida de artículos selectos Discusión abierta	Ing. César Chávez Zapata M. en C. Alejandro Guarda A M. en C. Pedro S. Joselevich
Julio 26	18 a 21 h	DISEÑO DE SISTEMAS DE COMPUTACION CON MICROPROCESADORES Planteamiento del problema Diagrama de flujo (flowchart) Componentes físicos y lógicos (Hardware y Software) Diseño físico Diseño lógico Integración del sistema, pruebas y documentación Ejemplos	Dr. Adalberto González Burmeste
Julio 27	18 a 21 h	DISEÑO ESPECIFICO DE UN SISTEMA DE CONTROL ANALOGICO Convertidores Analógico-Digitales Diseño de un monitor analógico Programación	Dr. Adalberto González Burmeste
Julio 28	18 a 21 h	SESION PRACTICA: EL MONITOR ANALOGICO Demostración del sistema monitor analógico Discusión con miembros de la clase sobre problemas específicos. Lectura dirigida de artículos selectos	Dr. Adalberto González Burmeste
Julio 29	18 a 21 h	SESION PRACTICA: PROGRAMAS COMPLEJOS USANDO SUBRUTINAS (I)	Ing. César Chávez Zapata M. en C. Alejandro Guarda A. M. en C. Pedro S. Joselevich

MICROPROCESADORES TEORIA Y APLICACIONES

Fecha	Duración	Tema	Profesor
Julio 30	18 a 21 h	SESION PRACTICA: DISEÑO DE PROGRAMAS COMPLEJOS USANDO SUBRUTINAS (II)	Ing. César Chávez Zapata M. en C. Alejandro Guarda A. M. en C. Pedro S. Joselevich
Julio 31	9 a 12:30 h	SESION ABIERTA. CONCLUSIONES. RECOMENDACIONES	Dr. Adalberto González Burmeste Ing. César Chávez Zapata M. en C. Alejandro Guarda A. M. en C. Pedro S. Joselevich

'edcs.

PROFESORES DEL CURSO MICROPROCESADORES:

TEORIA Y PRACTICA

Ing. César Chávez Zapata
Profesor
División de Estudios Superiores
Fac. de Ing., UNAM
Tel.: 550.18.24

M. en C. Alejandro Guarda Auras
Jefe de la Sección de Ingeniería Electrónica
División de Estudios Superiores
Fac. de Ing., UNAM
Tel.: 550.18.24

DR. ADALBERTO GONZALEZ BURMESTER
Stanford University
Departament of Electrical Engineering
Stanford, California 94305
U.S.A.

M. EN C. PEDRO S. JOSELEVICH COHEN
Profesor
División de Estudios Superiores
Fac. de Ing., UNAM
Tel.: 550.18.24

'edcs.

JUMP

C3	JMP	Adr
C2	JNZ	Adr
CA	JZ	Adr
D2	JNC	Adr
DA	JC	Adr
E2	JPO	Adr
EA	JPE	Adr
F2	JP	Adr
FA	JM	Adr
E9	PCHL	

CALL

CD	CALL	Adr
C4	CNZ	Adr
CC	CZ	Adr
D4	CNC	Adr
DC	CC	Adr
E4	CPO	Adr
EC	CPE	Adr
F4	CP	Adr
FC	CM	Adr

RETURN

C9	RET	
C0	RNZ	
C8	RZ	
D0	RNC	
D8	RC	
E0	RPO	
E8	RPE	
F0	RP	
F8	RM	

RESTART

C7	RST	0
CF	RST	1
D7	RST	2
DF	RST	3
E7	RST	4
EF	RST	5
F7	RST	6
FF	RST	7

ROTATE

07	RLC	
0F	RRC	
17	RAL	
1F	RAR	

CONTROL

00	NOP	
76	HLT	
F3	DI	
FB	EI	

MOVE

40	MOV	B,B	
41	MOV	B,C	
42	MOV	B,D	
43	MOV	B,E	
44	MOV	B,H	
45	MOV	B,L	
46	MOV	B,M	
47	MOV	B,A	
48	MOV	C,B	
49	MOV	C,C	
4A	MOV	C,D	
4B	MOV	C,E	
4C	MOV	C,H	
4D	MOV	C,L	
4E	MOV	C,M	
4F	MOV	C,A	
50	MOV	D,B	
51	MOV	D,C	
52	MOV	D,D	
53	MOV	D,E	
54	MOV	D,H	
55	MOV	D,L	
56	MOV	D,M	
57	MOV	D,A	

MOVE (cont)

58	MOV	E,B	
59	MOV	E,C	
5A	MOV	E,D	
5B	MOV	E,E	
5C	MOV	E,H	
5D	MOV	E,L	
5E	MOV	E,M	
5F	MOV	E,A	
60	MOV	H,B	
61	MOV	H,C	
62	MOV	H,D	
63	MOV	H,E	
64	MOV	H,H	
65	MOV	H,L	
66	MOV	H,M	
67	MOV	H,A	
68	MOV	L,B	
69	MOV	L,C	
6A	MOV	L,D	
6B	MOV	L,E	
6C	MOV	L,H	
6D	MOV	L,L	
6E	MOV	L,M	
6F	MOV	L,A	
70	MOV	M,B	
71	MOV	M,C	
72	MOV	M,D	
73	MOV	M,E	
74	MOV	M,H	
75	MOV	M,L	
77	MOV	M,A	
78	MOV	A,B	
79	MOV	A,C	
7A	MOV	A,D	
7B	MOV	A,E	
7C	MOV	A,H	
7D	MOV	A,L	
7E	MOV	A,M	
7F	MOV	A,A	

ACCUMULATOR

80	ADD	B
81	ADD	C
82	ADD	D
83	ADD	E
84	ADD	H
85	ADD	L
86	ADD	M
87	ADD	A
88	ADC	B
89	ADC	C
8A	ADC	D
8B	ADC	E
8C	ADC	H
8D	ADC	L
8E	ADC	M
8F	ADC	A
90	SUB	B
91	SUB	C
92	SUB	D
93	SUB	E
94	SUB	H
95	SUB	L
96	SUB	M
97	SUB	A
98	SBB	B
99	SBB	C
9A	SBB	D
9B	SBB	E
9C	SBB	H
9D	SBB	L
9E	SBB	M
9F	SBB	A
A0	ANA	B
A1	ANA	C
A2	ANA	D
A3	ANA	E
A4	ANA	H
A5	ANA	L
A6	ANA	M
A7	ANA	A
A8	XRA	B
A9	XRA	C
AA	XRA	D
AB	XRA	E
AC	XRA	H
AD	XRA	L
AE	XRA	M
AF	XRA	A
B0	ORA	B
B1	ORA	C
B2	ORA	D
B3	ORA	E
B4	ORA	H
B5	ORA	L
B6	ORA	M
B7	ORA	A
B8	CMP	B
B9	CMP	C
BA	CMP	D
BB	CMP	E
BC	CMP	H
BD	CMP	L
BE	CMP	M
BF	CMP	A

MOVE IMMEDIATE

06	MVI	B,	D8
0E	MVI	C,	D8
16	MVI	D,	D8
1E	MVI	E,	D8
26	MVI	H,	D8
2E	MVI	L,	D8
36	MVI	M,	D8
3E	MVI	A,	D8

ARITH IMMEDIATE

C6	ADI		D8
CE	ACI		D8
D6	SUI		D8
DE	SBI		D8
E6	ANI		D8
EE	XRI		D8
F6	ORI		D8
FE	CPI		D8

LOAD IMMEDIATE

01	LXI	B,	D16
11	LXI	D,	D16
21	LXI	H,	D16
31	LXI	SP,	D16

STACK OPS

C5	PUSH	B
D5	PUSH	D
E5	PUSH	H
F5	PUSH	PSW
C1	POP	B
D1	POP	D
E1	POP	H
F1	POP	PSW*
E3	XTHL	
F9	SPHL	

DOUBLE ADD†

09	DAD	B
19	DAD	D
29	DAD	H
39	DAD	SP

SPECIALS

EB	XCHG	
27	DAA*	
2F	CMA	
37	STC†	
3F	CMC†	

I/O DIRECT

D3	OUT		D8
DB	IN		D8

INCREMENT**

04	INR	B
0C	INR	C
14	INR	D
1C	INR	E
24	INR	H
2C	INR	L
34	INR	M
3C	INR	A
03	INX	B
13	INX	D
23	INX	H
33	INX	SP

DECREMENT**

05	DCR	B
0D	DCR	C
15	DCR	D
1D	DCR	E
25	DCR	H
2D	DCR	L
35	DCR	M
3D	DCR	A
0B	DCX	B
1B	DCX	D
2B	DCX	H
3B	DCX	SP

LOAD/STORE

0A	LDAX	B	
1A	LDAX	D	
2A	LHLD	Adr	
3A	LDA	Adr	
02	STAX	B	
12	STAX	D	
22	SHLD	Adr	
32	STA	Adr	

D8 = constant, or logical/arithmetic expression that evaluates to an 8 bit data quantity

* = all Flags (C, Z, S, P, AC) affected

D16 = constant or logical/arithmetic expression that evaluates to a 16 bit data quantity

† = only CARRY affected

Adr = 16 bit address

** = all Flags except CARRY affected, (exception INX & DCX affect no Flags)

CONSTANT DEFINITION

0BDH	Hex
1AH	Hex
105D	Decimal
105	Decimal
720	Octal
72Q	Octal
11011B	Binary
00110B	Binary
'TEST'	ASCII
'A' 'B'	ASCII

OPERATORS

(,)
* , / , MOD,SHL,SHR
+,–
NOT
AND
OR,XOR

PSEUDO INSTRUCTION

ORG	Adr	
END		
EQU	D16	
SET	D16	
DS	D16	
DB	D8	[ ]
DW	D16	[ ]
IF	D16	
ENDIF		
MACRO		[ ]
ENDM		

STANDARD SETS

A	SET	7
B	SET	0
C	SET	1
D	SET	2
E	SET	3
H	SET	4
L	SET	5
M	SET	6
SP	SET	6
PSW	SET	6

FLAG BYTE STACK FORMAT

7	6	5	4	3	2	1	Ø
S	Z	Ø	AC	Ø	P	1	C

00	NOP		2B	DCX	H	56	MOV	D,M	81	ADD	C	AC	XRA	H	D7	RST	2						
01	LXI	B,D16	2C	INR	L	57	MOV	D,A	82	ADD	D	AD	XRA	L	D8	RC							
02	STAX	B	2D	DCR	L	58	MOV	E,B	83	ADD	E	AE	XRA	M	D9	---							
03	INX	B	2E	MVI	L,D8	59	MOV	E,C	84	ADD	H	AF	XRA	A	DA	JC	Adr						
04	INR	B	2F	CMA		5A	MOV	E,D	85	ADD	L	B0	ORA	B	DB	IN	D8						
05	DCR	B	30	---		5B	MOV	E,E	86	ADD	M	B1	ORA	C	DC	CC	Adr						
06	MVI	B,D8	31	LXI	SP,D16	5C	MOV	E,H	87	ADD	A	B2	ORA	D	DD	---							
07	RLC		32	STA	Adr	5D	MOV	E,L	88	ADC	B	B3	ORA	E	DE	SBI	D8						
08	---		33	INX	SP	5E	MOV	E,M	89	ADC	C	B4	ORA	H	DF	RST	3						
09	DAD	B	34	INR	M	5F	MOV	E,A	8A	ADC	D	B5	ORA	L	E0	RPO							
0A	LDAX	B	35	DCR	M	60	MOV	H,B	8B	ADC	E	B6	ORA	M	E1	POP	H						
0B	DCX	B	36	MVI	M,D8	61	MOV	H,C	8C	ADC	H	B7	ORA	A	E2	JPO	Adr						
0C	INR	C	37	STC		62	MOV	H,D	8D	ADC	L	B8	CMP	B	E3	XTHL							
0D	DCR	C	38	---		63	MOV	H,E	8E	ADC	M	B9	CMP	C	E4	CPO	Adr						
0E	MVI	C,D8	39	DAD	SP	64	MOV	H,H	8F	ADC	A	BA	CMP	D	E5	PUSH	H						
0F	RRC		3A	LDA	Adr	65	MOV	H,L	90	SUB	B	BB	CMP	E	E6	ANI	D8						
10	---		3B	DCX	SP	66	MOV	H,M	91	SUB	C	BC	CMP	H	E7	RST	4						
11	LXI	D,D16	3C	INR	A	67	MOV	H,A	92	SUB	D	BD	CMP	L	E8	RPE							
12	STAX	D	3D	DCR	A	68	MOV	L,B	93	SUB	E	BE	CMP	M	E9	PCHL							
13	INX	D	3E	MVI	A,D8	69	MOV	L,C	94	SUB	H	BF	CMP	A	EA	JPE	Adr						
14	INR	D	3F	CMC		6A	MOV	L,D	95	SUB	L	C0	RNZ		EB	XCHG							
15	DCR	D	40	MOV	B,B	6B	MOV	L,E	96	SUB	M	C1	POP	B	EC	CPE	Adr						
16	MVI	D,D8	41	MOV	B,C	6C	MOV	L,H	97	SUB	A	C2	JNZ	Adr	ED	---							
17	RAL		42	MOV	B,D	6D	MOV	L,L	98	SBB	B	C3	JMP	Adr	EE	XRI	D8						
18	---		43	MOV	B,E	6E	MOV	L,M	99	SBB	C	C4	CNZ	Adr	EF	RST	5						
19	DAD	D	44	MOV	B,H	6F	MOV	L,A	9A	SBB	D	C5	PUSH	B	F0	RP							
1A	LDAX	D	45	MOV	B,L	70	MOV	M,B	9B	SBB	E	C6	ADI	D8	F1	POP	PSW						
1B	DCX	D	46	MOV	B,M	71	MOV	M,C	9C	SBB	H	C7	RST	0	F2	JP	Adr						
1C	INR	E	47	MOV	B,A	72	MOV	M,D	9D	SBB	L	C8	RZ		F3	DI							
1D	DCR	E	48	MOV	C,B	73	MOV	M,E	9E	SBB	M	C9	RET	Adr	F4	CP	Adr						
1E	MVI	E,D8	49	MOV	C,C	74	MOV	M,H	9F	SBB	A	CA	JZ		F5	PUSH	PSW						
1F	RAR		4A	MOV	C,D	75	MOV	M,L	A0	ANA	B	CB	---		F6	ORI	D8						
20	---		4B	MOV	C,E	76	HLT		A1	ANA	C	CC	CZ	Adr	F7	RST	6						
21	LXI	H,D16	4C	MOV	C,H	77	MOV	M,A	A2	ANA	D	CD	CALL	Adr	F8	RM							
22	SHLD	Adr	4D	MOV	C,L	78	MOV	A,B	A3	ANA	E	CE	ACI	D8	F9	SPHL							
23	INX	H	4E	MOV	C,M	79	MOV	A,C	A4	ANA	H	CF	RST	1	FA	JM	Adr						
24	INR	H	4F	MOV	C,A	7A	MOV	A,D	A5	ANA	L	D0	RNC		FB	EI							
25	DCR	H	50	MOV	D,B	7B	MOV	A,E	A6	ANA	M	D1	POP	D	FC	CM	Adr						
26	MVI	H,D8	51	MOV	D,C	7C	MOV	A,H	A7	ANA	A	D2	JNC	Adr	FD	---							
27	DAA		52	MOV	D,D	7D	MOV	A,L	A8	XRA	B	D3	OUT	D8	FE	CPI	D8						
28	---		53	MOV	D,E	7E	MOV	A,M	A9	XRA	C	D4	CNC	Adr	FF	RST	7						
29	DAD	H	54	MOV	D,H	7F	MOV	A,A	AA	XRA	D	D5	PUSH	D									
2A	LHLD	Adr	55	MOV	D,L	80	ADD	B	AB	XRA	E	D6	SUI	D8									

00	NUL		2B	+		56	V																
01	SOH		2C	,		57	W																
02	STX		2D	-		58	X																
03	ETX		2E	.		59	Y																
04	EOT		2F	/		5A	Z																
05	ENQ		30	0		5B	[																
06	ACK		31	1		5C	\																
07	BEL		32	2		5D	]																
08	BS		33	3		5E	^	(↑)															
09	HT		34	4		5F	_	(←)															
0A	LF		35	5		60	`																
0B	VT		36	6		61	a																
0C	FF		37	7		62	b																
0D	CR		38	8		63	c																
0E	SO		39	9		64	d																
0F	SI		3A	.		65	e																
10	DLE		3B	;		66	f																
11	DC1	(X-ON)	3C	<		67	g																
12	DC2	(TAPE)	3D	=		68	h																
13	DC3	(X-OFF)	3E	>		69	i																
14	DC4	(TAPE)	3F	?		6A	j																
15	NAK		40	@		6B	k																
16	SYN		41	A		6C	l																
17	ETB		42	B		6D	m																
18	CAN		43	C		6E	n																
19	EM		44	D		6F	o																
1A	SUB		45	E		70	p																
1B	ESC		46	F		71	q																
1C	FS		47	G		72	r																
1D	GS		48	H		73	s																
1E	RS		49	I		74	t																
1F	US		4A	J		75	u																
20	SP		4B	K		76	v																
21	!		4C	L		77	w																
22	"		4D	M		78	x																
23	#		4E	N		79	y																
24	$		4F	O		7A	z																
25	%		50	P		7B	{																
26	&		51	Q		7C	|															
27	'		52	R		7D	}	(ALT MODE)															
28	(		53	S		7E	~																
29	)		54	T		7F	DEL	(RUB OUT)															
2A	*		55	U																			

D8 = constant, or logical/arithmetic expression that evaluates to an 8 bit data quantity

D16 = constant, or logical/arithmetic expression that evaluates to a 16 bit data quantity

Adr = 16 bit address

centro de educación continua
división de estudios superiores
facultad de ingeniería, unam

MICROPROCESADORES



SESION PRACTICA: ARITMETICA CON MICROPROCESADOR

ARITMETICA BINARIA, BCD, PUNTO FLOTANTE
PROGRAMAS PARA SUMAR, RESTAR, MULTIPLICAR Y DIVIDIR
LECTURA DIRIGIDA DE ARTICULOS SELECTOS
DISCUSION ABIERTA

M. EN C. ALEJANDRO GUARDA AURAS

JULIO DE 1976.

CURSO DE MICROPROCESADORES

ING. ALEJANDRO GUARDA AJRAS

Algunos Conceptos Fundamentales.

La característica fundamental de una computadora es su habilidad para almacenar y procesar información. Para que esto sea posible, es necesario representar dicha información de una forma tal que sea compatible con la circuitería que conforma a la computadora.
En el mundo digital, la información es representada mediante "unos" y "ceros" debido a que estos pueden ser procesados facilmente mediante dispositivos biestables, tales como Flip - Flops.
En esta Sección examinaremos algunos conceptos básicos acerca de Sistemas Numéricos, Códigos y Dispositivos Lógicos.

1. Sistemas Numéricos

Como dijimos anteriormente, una computadora representa la información en términos de unos y ceros. Por esto es fundamental conocer el sistema binario y su relación con otros sistemas como el decimal, el octal y el hexadecimal.

1.1. Sistema Decimal

Este es el sistema que empleamos comunmente y está basado en diez dígitos: 0, 1, 2, 3, 4, 5, 6, 7, 8 y 9. Por esto se dice que la base del sistema decimal es 10.
Para representar números mayores que 9 usaremos más de un dígito, y cada uno de éstos tendrá un valor según la posición que ocupe. Por ejemplo el número 2345 podemos representarlo en forma posicional de la siguiente manera:

$2 \times 10^3 + 3 \times 10^2 + 4 \times 10^1 + 5 \times 10^0 = 2000 + 300 + 40 + 5 = 2345$

Este tipo de notación la podemos formalizar de la siguiente forma

$$N = d_{n-1} \times b^{n-1} + d_{n-2} \times b^{n-2} + \ldots + d_1 \times b^0 + d_0 \times b^{-1}$$

En esta expresión, d representa un dígito del sistema en-

...2

pleado (en el caso decimal d puede representar cualquier dígito entre 0 y 9) y b representa la base del sistema - (en el caso decimal b = 10)

1.2. Sistema Binario

El sistema binario emplea sólo dos dígitos (0 y 1), para representar un número y su base es 2. Luego, el número binario $1\ 0\ 1\ 1\ 0\ 1_2$ se representa en forma posicional de la siguiente manera:

$101101 = 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1x2^2 + 1x2^1 + 1 \times 2^0$

Decimal equivalente: $32 + 0 + 8 + 4 + 0 + 1 = 45$

1.3. Sistema Octal

El sistema octal está constituído por los dígitos del 0 al 7 y su base es 8. Una característica muy importante del sistema octal es que su base es una potencia de la base del sistema binario ($8 = 2^3$) y por lo tanto, como veremos posteriormente, la conversión de un número octal a binario es directa.

Ejemplo: el número octal 3567_8 se representa:

$3567_8 = 3 \times 8^3 + 5 \times 8^2 + 6 \times 8 + 7 \times 8^0$

Decimal equivalente: $1536 + 320 + 48 + 7 = 1911_{10}$

1.4. Sistema Hexadecimal

Este sistema es muy empleado en microcomputadoras. Emplea 16 dígitos y como solo disponemos de 10, es necesario emplear letras para representar los 6 dígitos faltantes. Así, los dígitos empleados por el sistema hexadecimal son 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F.

La base de este sistema es 16 y también es potencia de 2, por lo que la conversión entre ambas bases es muy simple.

Ejemplo: el número hexagonal 9FA1 se representa:

$9FA1 = 9 \times 16^3 + F \times 16^2 + A \times 16^1 + 1 \times 16^0$

Decimal equivalente: $36864 + 3840 + 160 + 1 = 40865_{10}$

1.5. Conversiones de Base

Hasta el momento conocemos algunas características de las bases más empleadas y cómo pasar de cada una de estas a la base decimal. A continuación veremos cómo convertir un número de una base a otra.

A. Decimal a Binario

Hay dos métodos para convertir un número decimal a binario

A.1. Método de Sustracción

Consiste en sustraer del número decimal la potencia de dos más cercana a éste y poner un 1 en la posición correspondiente. Si después de la primera sustracción, la potencia de dos inferior siguiente excede al residuo, poner un 0 en la posición adecuada.

Ejemplo: Convertir 3789_{10} a binario

La potencia de dos más cercana es $2^{11} = 2{,}048$, luego



Luego

$3789_{10} = 1\ 1\ 1\ 0\ 1\ 1\ 0\ 0\ 1\ 1\ 0\ 1_2$

A.2. Método de División

Consiste en dividir el número decimal por 2. Si hay un residuo, poner un 1 en la posición menos significativa; si no lo hay, poner un 0. Dividir el resultado de la primera operación por 2 y repetir el proceso.

Continuar hasta que el resultado sea 0.

Ejemplo: Convertir 3789_{10} a binario

3789 : 2 = 1894 Residuo : 1 (dígito menos significativo)
1894 : 2 = 947 Residuo : 0
947 : 2 = 473 Residuo : 1
473 : 2 = 236 Residuo : 1
236 : 2 = 118 Residuo : 0
118 : 2 = 59 Residuo : 0
59 : 2 = 29 Residuo : 1
29 : 2 = 14 Residuo : 1
14 : 2 = 7 Residuo : 0
7 : 2 = 3 Residuo : 1
3 : 2 = 1 Residuo : 1
1 : 2 = 0 Residuo : 1 (dígito más significativo)

Luego,

$$3789_{10} = 1\ 1\ 1\ 0\ 1\ 1\ 0\ 0\ 1\ 1\ 0\ 1_2$$

B. Octal a Binario y Binario a Octal

Como se mencionó anteriormente, el cambio de octal a binario es muy simple puesto que ambas bases están relacionadas: $8=2^3$. El procedimiento para pasar de Octal a binario es representar cada dígito del número octal por tres dígitos binarios equivalentes; el resultado será la representación en binario del número en octal.

Ejemplo: Representar en binario el número 7613_8:

$7_8 = 1\ 1\ 1_2$

$6_8 = 1\ 1\ 0_2$

$1_8 = 0\ 0\ 1_2$

$3_8 = 0\ 1\ 1_2$

Luego

$7613_8 = \underbrace{1\ 1\ 1}\ \underbrace{1\ 1\ 0}\ \underbrace{0\ 0\ 1}\ \underbrace{0\ 1\ 1}$

El paso de Binario a Octal también es directo y es el proceso inverso al descrito. Se agrupan los dígitos binarios en grupos de a 3 y se representa cada grupo por su equivalente en octal.

Ejemplo: Representar en octal el número:

$1\ 0\ 1\ 0\ 0\ 1\ 1\ 1\ 0\ 0\ 1\ 1\ 1\ 1\ 0\ 1_2$

Agrupamos de a 3, comenzando desde el dígito menos significativo:

$\underbrace{0\ 0\ 1}_{1}\ \underbrace{0\ 1\ 0}_{2}\ \underbrace{0\ 1\ 1}_{3}\ \underbrace{1\ 0\ 0}_{4}\ \underbrace{1\ 1\ 1}_{7}\ \underbrace{1\ 0\ 1}_{5}$

Luego: $1\ 0\ 1\ 0\ 0\ 1\ 1\ 1\ 0\ 0\ 1\ 1\ 1\ 1\ 0\ 1_2 = 123475_8$

Obsérvese que se agregaron dos ceros a la izquierda del dígito más significativo, con el objeto de completar el grupo de tres dígitos.

C. Conversión de Hexadecimal a Binario

Tal como en el caso anterior, el cambio de hex.a binario es directo, ya que $16 = 2^4$. El procedimiento en este caso consiste en reemplazar cada dígito hex por cuatro dígitos binarios equivalentes

Ejemplo: Representar en binario el número $F3C2_{16}$:

F = 1 1 1 1
3 = 0 0 1 1
C = 1 0 1 1
2 = 0 0 1 0

Luego

$F3C2 = 1\ 1\ 1\ 1\ 0\ 0\ 1\ 1\ 1\ 0\ 1\ 1\ 0\ 0\ 1\ 0_2$

Similarmente, para pasar de binario a hex. se agrupan los dígitos binarios en grupos de cuatro bits y se reemplaza cada grupo por su equivalente hex, agregando a la izquierda del bit más significativo, tantos ceros como sean necesarios, para completar cuatro dígitos

Ejemplo: Convertir el número binario $1\ 0\ 1\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1_2$ a hex. $0\ 1\ 0\ 1\ \ 1\ 1\ 1\ 0\ \ 1\ 1\ 0\ 1$

5 E D

Luego: $1\ 0\ 1\ 1\ 1\ 1\ 0\ 1\ 1\ 0\ 1_2 = 5ED_{16}$

D. Conversión de Decimal a Octal y a Hexadecimal

Aún cuando existen métodos directos de conversión de decimal a octal y de decimal a exadecimal, estos requieren que los -

operaciones (divisiones) sean realizadas en la base a la que se quiere convertir y por lo tanto pueden resultar complejos. Lo más simple es convertir de decimal a binario y luego de binario a octal o hexadecimal según el caso.

2. Operaciones Artméticas con Números Binarios:

2.1. Adición

La adición en binario sigue el mismo patrón que la adición en decimal, excepto que el acarreo a la siguiente posición se produce cuando la suma alcanza 2 (1 + 1)

Ejemplos:

A) $101 = 5_{10}$
$\underline{010} = 2_{10}$
$111 = 7_{10}$

B) $111 = 7_{10}$
$\underline{010} = 2_{10}$
$1001 = 9_{10}$

2.2. Substracción

La mayoría de las computadoras y en especial las microcomputadoras pueden realizar sólo adiciones. Esto no representa un problema puesto que la substracción se puede convertir fácilmente en suma.

Substraer un número decimal es quivalente a sumar el complemento de diez de dicho número.

El complemento de diez de un número se obtiene substrayendo el número de diez. El dígito de acarreo, si se produce, debe ser ignorado.

Ejemplo: Considere la substracción decimal

$$9 - 2 = 7$$

El complemento de 2 es (10 - 2) = 8. Luego, la substracción decimal se puede realizar vía adición del complemento de diez.

$$\begin{array}{r} 9 \\ +\ 8 \\ \hline 1\,7 \end{array}$$

Ignorar el acarreo 1

Realizar una substracción decimal empleando el complemento de diez no tiene mayor sentido, puesto que requiere de una

operación más. Sin embargo, emplear el complemento de dos para substraer en binario es muy conveniente y de hecho es la forma en que se realiza en una computadora.

Para obtener el complemento de dos de un número binario se cambian todos los ceros por unos y los unos por ceros (es decir, se complementa el número) obteniendose el complemento de uno, y luego se le suma uno.

Ejemplo: Obtener el complemento de dos del número 10101101.

Número original:	1 0 1 0 1 1 0 1
Complemento de uno:	0 1 0 1 0 0 1 0
	+ 1
Complemento de dos:	0 1 0 1 0 0 1 1

Veamos ahora cómo se realiza la substracción de dos números empleando el complemento de dos.

Ejemplo:

Minuendo: $1\ 0\ 0\ 1\ 0\ 1 = 37_{10}$

Sustraendo: $0\ 1\ 0\ 0\ 1\ 1 = 19_{10}$

Primero obtenemos el complemento de dos del sustraendo:

Sustraendo:	0 1 0 0 1 1
Complemento de dos:	1 0 1 1 0 1

Ahora realizamos la suma:

Minuendo:	1 0 0 1 0 1
Complemento de dos del Sustraendo:	1 0 1 1 0 1
Ignorar el acarreo ——→	1 | 0 1 0 0 1 0

Luego, la diferencia es: $0\ 1\ 0\ 0\ 1\ 0 = 18_{10}$

Ejemplo:

Minuendo: $1\ 0\ 1\ 0\ 1 = 21_{10}$

Sustraendo: $0\ 1\ 1\ 0\ 0 = 12_{10}$

Minuendo: 1 0 1 0 1

Complemento de dos del Sustraendo: 1 0 1 0 0

Ignorar el acarreo —→ 1 | 0 1 0 0 1 = 9_{10}

En los ejemplos anteriores, el minuendo era siempre mayor que el sustraendo y por esto se producía un dígito de acarreo. Cuando el minuendo sea menor que el sustraendo, no se producirá dígito de acarreo y se obtendrá el resultado en complemento de dos.

Ejemplo:

Minuendo:	1 0 1 $= 5_{10}$
Sustraendo:	1 1 0 1 1 $= 27_{10}$
Minuendo:	1 0 1
Complemento de dos del Sustraendo:	0 0 1 0 1
Resultado en complemento de dos:	0 1 0 1 0

Si al valor obtenido lo ponemos en complemento de dos y le asignamos un signo negativo, obtendremos el resultado. Luego, el complemento de dos de 0 1 0 1 0 es 1 0 1 1 0 y el resultado es - 1 0 1 1 0 = -22.

Del ejemplo anterior podemos concluir lo siguiente:

Al efectuar una substracción en complemento de dos, el acarreo final provée el signo del resultado. Si el acarreo es 1, el resultado es positivo. Si el acarreo es 0 el resultado es negativo y se obtiene en complemento de dos

3. Códigos

Dado que internamente una computadora trabaja con el sistema binario, es necesario contar con algún medio de "traducción", mediante el cuál podamos intercomunicarnos con la computadora. Con este fin se emplean los "codigos", que son medios que permiten representar un número o un símbolo en forma diferente a la original; en particular nos interesarán los códigos binarios manejables por un sistema digital como es la computadora.

3.1. Código BCD

El código BCD ("Binary Coded Decimal") se emplea para representar directamente los números decimales en binarios. La representación de número en BCD se obtiene reemplazando cada dígito de un número decimal, por un grupo de cuatro dígitos binarios. En la tabla siguiente se muestra la representación en BCD de los nueve dígitos decimales.

Decimal	B C D
0	0 0 0 0
1	0 0 0 1
2	0 0 1 0
3	0 0 1 1
4	0 1 0 0
5	0 1 0 1
6	0 1 1 0
7	0 1 1 1
8	1 0 0 0
9	1 0 0 1

Ejemplo: Representar 375 en BCD. De la tabla anterior obtenemos la representación en BCD de cada dígito decimal y lo reemplazamos directamente:

$$\underbrace{0\ 0\ 1\ 1}\ \underbrace{0\ 1\ 1\ 1}\ \underbrace{0\ 1\ 0\ 1}_{BCD} = 375_{10}$$

En binario, el mismo número se representa como sigue:

$$1\ 0\ 1\ 1\ 1\ 0\ 1\ 1\ 1_2 = 375_{10}$$

Ejemplo: Convertir el número BCD 0101011110000001 a decimal.

Agrupamos de a cuatro dígitos binarios el número BCD y reemplazamos cada grupo de dígitos por su equivalente decimal.

$$\underbrace{0\ 1\ 0\ 1}_{5}\ \underbrace{0\ 1\ 1\ 1}_{7}\ \underbrace{1\ 0\ 0\ 0}_{8}\ \underbrace{0\ 0\ 0\ 1}_{1\ BCD} = 5781_{10}$$

Ejemplo: Convertir el número BCD 0 1 0 1 1 1 0 0 0 0 0 1 a decimal.

Procediendo como en el ejemplo anterior

$$\underbrace{0\ 1\ 0\ 1}_{5}\ \underbrace{1\ 1\ 0\ 0}_{\text{Ilegal}}\ \underbrace{0\ 0\ 0\ 1}_{1}$$

En este caso, el grupo 1100 no representa ningún dígito decimal codificado en BCD y, por lo tanto es un código ilegal.

3.2. Código hexadecimal

El código binario puro de cuatro bits, en el que se usan todas las combinaciones posibles constituye el código hexa-

...10

decimal. Las seis combinaciones no usadas en BCD se simbolizan con letras, A a F

DECIMAL	HEXADECIMAL	DENOMINACIÓN
0	0 0 0 0	0
:	:	:
9	1 0 0 1	9
10	1 0 1 0	A
11	1 0 1 1	B
12	1 1 0 0	C
13	1 1 0 1	D
14	1 1 1 0	E
15	1 1 1 1	F

Ejemplo: El número binario 1 1 0 0 0 1 0 1 corresponde a C 5 hexadecimal y a 12 x 16 + 5 = 197 decimal

3.3. Códigos Alfanuméricos:

Este tipo de códigos permite representar en binario cualquier tipo de caracter: dígitos, letras y símbolos especiales. Los dos códigos alfanuméricos más empleados son el ASCII - (American Standard Code for Information Interchange) y el EBCDIC (Extended Binary Coded Decimal Interchange Code).

El código ASCII es empleado por todos los fabricantes de minicomputadoras y microcomputadoras.

Usa 7 bits (más uno de paridad, para seguridad en las comunicaciones). Además de información alfanumérica, el código contiene posiciones que son interpretadas por las terminales de comunicaciones para realizar ciertas funciones ("retorno del carro", "avance del papel", "conectar perforador de cinta", etc.)

Se adjunta una tabla del código ASCII.

4. Circuitos lógicos Básicos

En una computadora (maxi, mini o micro), la información se representa en binario. Una señal binaria puede ser 1 ó 0, se puede considerar como un tipo especial de variable. Las variables binarias

se representan mediante letras. Por ejemplo, una variable binaria se puede designar mediante la letra A. Como la variable binaria puede adquirir sólo dos valores: 1 ó 0, se emplea la notación A y $\overline{A}$ para representar el valor 1 o el valor 0 respectivamente. La notación $\overline{A}$ se llama complemento de la variable A.
Para resolver distintos problemas, las computadoras emplean operaciones lógicas entre las variables binarias. Las operaciones lógicas entre variables binarias son tratadas por una rama de las matemáticas llamada algebra de Boole.
Las relaciones Entrada-Salida de un sistema lógico se pueden expresar mediante tablas de verdad. La tabla de verdad consiste de dos partes. La primera parte está relacionada con las entradas y presenta una lista de todas las combinaciones posibles de ellas.
La segunda parte presenta la salida como función de cada combinación de las entradas.
Todos los sistemas lógicos se pueden reducir a combinaciones de unos cuantos circuitos lógicos que se definirán a continuación.

4.1. Inversor:

El inversor es un circuito de una entrada; a la salida produce el complemento del estado lógico de la entrada. Por ejemplo, si la entrada es 0, la salida es 1 y viceversa.



A	$\overline{A}$
0	1
1	0

Fig. 1: Circuito Inversor

4.2. AND:

El circuito AND tiene dos o más entradas. En la Fig. 2 se muestra su símbolo y su tabla de verdad

A	B	A·B
0	0	0
0	1	0
1	0	0
1	1	1

Fig. 2: Circuito AND

De la tabla de verdad vemos que la salida del circuito será 1 solo cuando ambas entradas, A y B, sean 1. Cualquier otra combinación a la entrada producirá un 0 a la salida.

4.3. OR

El circuito OR tien dos o más entradas. En la Fig. 3 se muestra su símbolo y su tabla de verdad

A	B	A + B
0	0	0
0	1	1
1	0	1
1	1	1

Fig. 3: Circuito OR

De la tabla de verdad vemos que la salida del circuito será 1 cuando cualquiera (o todas) las entradas sean 1, y será 0 solo cuando todas las entradas sean 0.

Los circuitos AND, OR e Inversor son los básicos de un sistema lógico y de hecho con estos tres es posible (aunque no es aconsejable) diseñar una computadora. Estos circuitos se combinan para producir funciones más elaboradas, algunas de las cuales veremos a continuación.

4.4. NOR:

El circuito NOR es una combinación del circuito OR y del Inversor. En la Fig. 4 se muestra su símbulo y su tabla de verdad.

....

A	B	$\overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

Fig. 4: Circuito NOR

De la tabla de verdad vemos que la salida será 1 sólo cuando todas las entradas sean 0 y será 0 cuando cualquiera de las entradas sea 1.

4.5. NAND:

El circuito NAND es una combinación del circuito AND y el Inversor. En la Fig. 5 se muestra su símbolo y su tabla de verdad.



A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

Fig. 5: Circuito NAND

La salida será 0 cuando todas las entradas sean 1 y será 1 cuando cualquiera de ellas sea 0

4.6. OR Exclusivo

El circuito OR Exclusivo realiza la función OR con la excepción de que cuando ambas entradas son 1, la salida es 0.



A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Fig. 6: Circuito OR Exclusivo

4.7. Flip-Flop:

El Flip-Flop es un dispositivo binario de almacenamiento, de un bit de información. A continuación se describe el flip-flop RS que es la base pura de los demás tipos.

El flip-flop RS está especialmente diseñado para operar bajo control de una señal de reloj: todos los cambios en la salida se producirán cuando los cambios de la entrada coincidan con un pulso de reloj. En la Fig. 7 se muestra el símbolo de un flip-flop RS y su diagrama de tiempos. El reloj es una señal binaria periódica que sincroniza los eventos de un sistema digital.



FIG. 7: FLIP-FLOP RS

El circuito tiene dos entradas: R y S. Cuando S se hace 1, la salida Q se hará 1, y $\bar{Q}$ se hará 0, en el pulso de reloj inmediatamente siguiente. El circuito permanecerá en este estado hasta que llegue un pulso a la entrada R. Lo anterior se ilustra en el diagrama de tiempos de la Fig. 7.

5. Circuitos Funcionales Básicos

Los circuitos lógicos básicos se pueden interconectar para obtener bloques que realicen funciones más complejas. En esta sección se describirán algunos de los bloques más importantes.

5.1. Registros

Un flip-flop se puede usar para almacenar un bit de información. Sin embargo, un número binario puede estar compuesto por n bits y por lo tanto será necesario proveer almacenamiento para esos n bits. Esto se puede conseguir conectando adecuadamente n flip-flops. Dicha combinación se llamará registro de n-bits. En la Fig., 8 se muestra un registro de 4 bits hecho a base de flip-flops RS



FIG. 8: REGISTRO DE 4 BITS

Las líneas R y S se emplean para entrar en paralelo [illegible] de información. Como las líneas R y S deben estar siempre en forma complementada, se emplean inversores para conseguir esta condición.

Los registros se pueden hacer empleando flip-flop RS discretos, pero por lo general se emplean aquéllos que ya vienen en forma integrada como se ilustra en la Fig., 9.

5.2. Registros de corrimiento

El corrimiento de información es una de las operaciones básicas en un computador digital. Un registro de corrimiento es un circuito con la capacidad de desplazar su contenido dentro de si mismo, sin alterar el orden de los bits. Pueden efectuarse corrimientos hacia la izquierda o hacia la



FIG. 9: REGISTRO INTEGRADO

derecha, una, dos o varias posiciones. En la Fig., 10 se muestra el diagrama de un registro de corrimiento de 4 bits.



FIG. 10: REGISTRO DE CORRIMIENTO DE 4 BITS.

En el circuito de la Fig., 10 se entra un número al registro mediante las entradas de PRESET de cada flip-flop. Cada pulso de reloj correrá el número una psición a la derecha.

5.3. Contador Binario

Un contador binario es un registro que cuenta pulsos en forma binaria. Cada vez que se produzca un pulso en la entrada del contador, éste deberá incrementar en 1 el número que tiene almacenado.

En la fig., 11 se muestra el circuito de un contador binario de 4 bits.



FIG. 11: CONTADOR BINARIO DE 4 BITS

La línea de "clear" se emplea para poner en 0 el contador. Si le llegan k pulsos al contador por la línea de entrada, el estado de las cuatro etapas corresponderá al número binario k.

5.4. Contador decimal

Otro tipo de contador es el decimal. Tiene una entrada de conteo, una de CLEAR y 4 líneas de salida. Este tipo de contador presenta la salida codificada en BCD, por lo tanto, al llegar la cuenta a $1001 = 9_{10}$, el contador se resetea, comenzando desde 0000 nuevamente.

5.5. Multiplexor

Uno de los circuitos más útiles por su versatilidad es el multiplexor digital, llamado a veces selector. Un multiplexor de ocho entradas, por ejemplo, selecciona una de las ocho entradas para que aparezca a la salida. Cada entrada tiene una dirección y es seleccionada mediante un código de tres bits.

En la Fig., 12 se muestra un multiplexor de ocho entradas y su tabla de verdad.

A	B	C	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	Y	$\overline{Y}$
0	0	0	0	X	X	X	X	X	X	X	0	1
0	0	0	1	X	X	X	X	X	X	X	1	0
0	0	1	X	0	X	X	X	X	X	X	0	1
0	0	1	X	1	X	X	X	X	X	X	1	0
0	1	0	X	X	0	X	X	X	X	X	0	1
0	1	0	X	X	1	X	X	X	X	X	1	0
0	1	1	X	X	X	0	X	X	X	X	0	1
0	1	1	X	X	X	1	X	X	X	X	1	0
1	0	0	X	X	X	X	0	X	X	X	0	1
1	0	0	X	X	X	X	1	X	X	X	1	0
1	0	1	X	X	X	X	X	0	X	X	0	1
1	0	1	X	X	X	X	X	1	X	X	1	0
1	1	0	X	X	X	X	X	X	0	X	0	1
1	1	0	X	X	X	X	X	X	1	X	1	0
1	1	1	X	X	X	X	X	X	X	0	0	1
1	1	1	X	X	X	X	X	X	X	1	1	0

FIG.12: MULTIPLEXOR DE 8 ENTRADAS



5.6. Decodificador

En un decodificador, la dirección de entrada determina cuál de las salidas se hará cero. En la Fig., 13 se muestra el símbolo de un decodificador.



FIG. 13: DECODIFICADOR

Las cuatro líneas de entrada: A, B, C, D determinan cuál de las salidas será cero. Por ejemplo si a la entrada se tiene 0 0 1 0, la salida 2 estará en el nivel 0.

The INTELLEC 8 uses a seven-bit ASCII code, which is the normal 8 bit ASCII code with the parity (high order) bit always reset.

GRAPHIC OR CONTROL	ASCII (HEXADECIMAL)
NULL	00
SOM	01
EOA	02
EOM	03
EOT	04
WRU	05
RU	06
BELL	07
FE	08
H. Tab	09
Line Feed	0A
V. Tab	0B
Form	0C
Return	0D
SO	0E
SI	0F
DCO	10
X On	11
Tape Aux. On	12
X-Off	13
Tape Aux. Off	14
Error	15
Sync	16
LEM	17
S0	18
S1	19
S2	1A
S3	1B
S4	1C
S5	1D
S6	1E
S7	1F

GRAPHIC OR CONTROL	ASCII (HEXADECIMAL)
ACK	7C
Alt. Mode	7D
Rubout	7F
!	21
"	22
#	23
$	24
%	25
&	26
'	27
(	28
)	29
*	2A
+	2B
,	2C
-	2D
.	2E
/	2F
:	3A
;	3B
<	3C
=	3D
>	3E
?	3F
[	5B
/	5C
]	5D
↑	5E
←	5F
@	40
blank	20
0	30

GRAPHIC OR CONTROL	ASCII (HEXADECIMAL)
1	31
2	32
3	33
4	34
5	35
6	36
7	37
8	38
9	39
A	41
B	42
C	43
D	44
E	45
F	46
G	47
H	48
I	49
J	4A
K	4B
L	4C
M	4D
N	4E
O	4F
P	50
Q	51
R	52
S	53
T	54
U	55
V	56
W	57
X	58
Y	59
Z	5A

MICROPROCESADORES ¿POR QUE EMERGIERON?

ING. ALEJANDRO GUARDA AURAS

En 1972 se inició una nueva era en el campo de la electrónica que, por su impacto, es comparable a la era del transistor. El responsable de esta verdadera revolución ha sido un nuevo componente integrado: el microprocesador, o "computadora en una pastilla"
El microprocesador surgió como una solución de los fabricantes de circuitos integrados, al problema de la falta de estandarización de componentes digitales complejos de uso específico, a ser empleados en distintos sistemas que cumplieran funciones diferentes.
El problema consistía en que cada cliente ordenaba un circuito que realizara cierto tipo de funciones y que tuviera ciertas especificaciones. Para esto, el fabricante de circuitos integrados debía hacer el papel de "sastre", ordenando sub-sistemas de tal forma de integrar las funciones requeridas en uno o más circuitos, que cumplieran con las especificaciones impuestas. A este procedimiento lo llamaremos "diseño personalizado" y al producto, "circuito personalizado".(1)
Como es evidente, el "diseño personalizado" resultaba extremadamente caro, tanto para el fabricante como para el cliente. Esto motivó a los primeros a diseñar un componente estándar, que pudiera ser "personalizado" por el mismo cliente. Sin embargo, para que esto fuera posible, debía cambiarse la forma tradicional de diseño, en la que se realizaban todas las funciones de un sistema mediante "hardware" y por lo tanto, la relación entrada-salida del mismo era fija.
A este tipo de diseño se le llama "lógica alambrada".
La "personalización" se logró empleando el concepto básico de las computadoras de proposito general. En estas, se realizan en "hardware" ciertas funciones básicas y estándar, tales como operaciones aritméticas, operaciones lógicas, control, transferencia de información, almacenamiento, etc., y luego, mediante un conjunto de instrucciones, se organiza la secuencia de ejecución de dichas funciones -

(1) Debido al alto costo de desarrollo de los circuitos integrados digitales LSI, un nuevo diseño completo sólo se justifica económicamente si el volumen de compra de los mismos está arriba de las 100,000 unidades.

....

(programa), con la secuencia determinada por la función específica que se desea obtener como por ejemplo, el cálculo de una estructura, el control de los semáforos de un sector de una ciudad, etc.
Esta combinación de Hardware-Software, permite ofrecer una variedad enorme de sistemas de uso específico, con la ventaja adicional de que dicho sistema puede ser alterado en su función, simplemente cambiando el programa original.
Como puede verse, el microprocesador no ha introducido ningún concepto nuevo, ya que el principio en que se basa ha estado empleándose masivamente en las dos últimas décadas.
El verdadero aporte de los microprocesadores ha sido el poner al alcance de los diseñadores, un dispositivo de bajo costo, tamaño reducido, bajo consumo de potencia y mucha flexibilidad; en otras palabras, un dispositivo de excelente relación costo/funcionamiento.
En un principio, los microprocesadores se destinaron a reemplazar pequeños sistemas realizados con lógica alambrada y a calculadoras. Por esto, los de primera generación poseían arquitecturas y características muy especiales que limitaban bastante su empleo en otras aplicaciones. Sin embargo, al verse el potencial de dichos dispositivos, apareció una segunda generación con una arquitectura semejante a la de una minicomputadora y con características de funcionamiento muy superiores a las de microprocesadores de primera generación.
El campo de aplicación de estos dispositivos, se extiende desde el extremo dominado por la lógica alambrada, hasta aquéllas que por su complejidad estaban reservadas a minicomputadoras.(2) En el cuadro de la Fig., 1 se muestra el lugar que ocupan los microprocesadores en el espectro de los sistemas digitales.
Como puede apreciarse en el cuadro, la zona de traslape con las minicomputadoras es muy pequeña. Es importante hacer notar que los microprocesadores no estan destinados a reemplazar a las minicomputadoras, ya que poseen severas limitaciones de velocidad y de longitud de palabra. Aún cuando dichas limitaciones sean rebasadas mediante el uso de nuevas tecnologías, seguirán existiendo limitaciones en la capacidad de manejo de información y en el control sobre perife-

---

(2) Pasando por nuevas aplicaciones, sólo posibles por el bajo costo y tamaño del sistema electrónico que resulta.

ricos, impuestas por cuestiones de tamaño y costo.

LONGITUD DE PALABRA EN BITS	1	2	4	8	16	32	
COMPLEJIDAD	LÓGICA ALAMBRADA	ARREGLOS PROGRAMABLES		MICROPROCESADORES	MINI COMPUTADORAS		COMPUTADORAS DE PROPÓSITO GENERAL
APLICACIONES	CONTROL			COMPUTACIÓN / PROCESAMIENTO APLICADA A LOS NEGOCIOS			
COSTO	HASTA $1.000	HASTA $5000			DESDE $ 50.000		
TAMAÑO DE MEMORIA	0-4 PALABRAS	2-10 PALABRAS	10 - 10.000 PALABRAS		1000 - 1.000.000		
TIPO DE DISEÑO	LÓGICO	LÓGICO + MICROPROGRAMACIÓN			MICROPROC. + HARDWARE		SIST. OPERATIVO, LENGUAJES DE ALTO NIVEL

FIGURA 1

INTERPRETACION DE DATOS BINARIOS

El contenido de una palabra de memoria se puede interpretar como un sólo dato, o como parte de un dato mayor.

Por ejemplo, una palabra de 8-bits puede representar un valor numérico en el rango de 0 a 255_{10}. Por otro lado, una palabra de 16-bits puede representar valores numéricos comprendidos entre 0 y $65,535_{10}$.

Sin embargo, las palabras de 8-bits pueden ser tomadas en pares con el objeto de representar números mayores que 255_{10}. Por ejemplo, podemos emplear una palabra de 8-bits para almacenar la parte menos significativa de un número de 16 bits y otra palabra (consecutiva) de 8-bits para almacenar la parte más significativa del mismo.

Ejemplo:

0 1 0 0 1 0 1 1 1 0 0 1 1 1 1 0

Palabra de 8bits parte más signif. de un número de 16 dígitos

Palabra de 8 bits Parte menos signif. de un número de 16 dígitos

De hecho, no existe un límite (aparte de las limitaciones de memoria) para el número de palabras que

pueden ser concatenadas para generar números
Cuando se concatenan palabras de la forma en
notación en computadoras en memoria; es decir, al
tener direcciones de memoria adyacentes
Veamos como se opera con números "multi
Supongamos que en dos palabras adyacentes
almacenado un número de 16 bits. La adición
de ese número con otro (almacenado en un par
de registros por ejemplo) se hace empleando
reglas de adición binaria descritas en "Algo
Conceptos Fundamentales", pero en este caso
ando dos pasos.

Ejemplo:

	Palabra 1	Palabra 0
	10011101	10000110
+	00101010	11010100
Acarreos de las palabras 0 y 1 →	0	1
	11001000	01011010
	Paso 2	Paso 1

El acarreo producido en el paso 1 debe ser sumado al dígito menos significativo del paso siguiente.
La extensión del ejemplo anterior a números almacenados en tres, cuatro o más palabras

es evidente.

Para el caso de la substracción de dos números de varios bytes, se procede nuevamente de la forma descrita en "Algunos Conceptos Fundamentales". Recuérdese que la substracción de dos números se efectúa sumando el complemento de dos del sustraendo. Veamos un ejemplo: Supongamos que en dos palabras consecutivas se tiene almacenado el número Hex 23A6 y en otras dos palabras, también consecutivas, se tiene almacenado el número Hex 124A. Luego, se tiene:

Palabra 0 : 00100011 = 23_{16}

Palabra 1 : 10100110 = $A6_{16}$

Palabra 2 : 00010010 = 12_{16}

Palabra 3 : 01001010 = $4A_{16}$

Supongamos que el minuendo es $23A6_{16}$ y el sustraendo es $124A_{16}$. Luego, la substracción procede como sigue:

23_{16} = 00100011 10100110 = A6

12_{16} = 11101101 10110110 = Complemento de dos de $124A_{16}$

Ignorar acarreo 1 | 00010001 01011100

Luego, el resultado es $115C_{16}$.

EJEMPLO DE ADICIÓN DE DOS NÚMEROS DE TRES BYTES EN MICROPROCESADOR

La adición de dos números de varias palabras se puede efectuar empleando la instrucción ADC y el flag del CARRY BIT.
Recordemos la instrucción ADC:

ADC r $(A) \leftarrow (A) + (r) + (Carry)$.

Consideremos la suma de dos números que emplean tres palabras cada uno:

$$\begin{array}{r} 32AF8A \\ +\ 84BA90 \\ \hline B76A1A \end{array}$$

se procede sumando los dígitos contenidos en las palabras menos significativas y luego sumando el acarreo resultante a las pala-

bras siguientes, hasta llegar a la palabra más significativa.

Los requisitos del programa son:

1.- Inicialmente el FLAG del CARRY BIT debe ser cero

2.- Debe tenerse un contador de palabras para establecer cuando se terminó la operación

El primer requisito se consigue de dos formas

A) Mediante las instrucciones STC y CMC:

```
STC ; El CARRY BIT se pone en 1
CMC ; Se complementa el C.B, quedando en cero
```

B) Mediante la instrucción XRA r, que resetea a cero el C.B.

```
XRA A ; Se pone en 0 el CARRY BIT
```

El segundo requisito se consigue empleando un registro que se decremente en cada paso y que cuando sea cero termine el

[illegible]. Esto se logra de la siguiente [illegible] empleando el registro C como contador [illegible] suponiendo que esté cargado con 3, [illegible] dicir los números a sumarse emplean [illegible] tres palabras (siempre). Luego se tiene:

```
Programa de suma {  RUT  ——
                        .
                        .
                        .   } Programa de suma
                    DCR  C      ; Decrementar reg C
                    JZ   TERM   ; Saltar a TERM si cero
                        .
                        .   } Modificaciones de direcciones
                        .
                    JMP  RUT
                TERM ——         ; Término del programa
```

Veamos a continuación cómo quedaría el programa en diagrama de flujos:
Supondremos lo siguiente:

1.- El primer número está almacenado a partir de la dirección de memoria PRIM, y emplea 3 palabras: PRIM, PRIM+1 y PRIM+2; la parte menos significativa está almacenada en PRIM

2.- El segundo número está almacenado

en 3 palabras, a partir de la dirección SEG, estando la parte menos siquificativa en SEG y la más siquificativa en SEG+2.

3.- Se empleará el registro D como contador



NOTA: Los diagramas de flujo son más útiles cuando se trabaja con lenguajes de alto nivel (FORTRAN, ALGOL, PL/I etc).

El programa quedaría

```
        ORG     1300        ; Inicializa en 1300
SUMA    LXI     B,PRIM-1    ; Carga B y C con 1397
        LXI     H,SEG-1     ; Carga H y L con 1BAF
        MVI     D,3         ; Inicializa contador en
        ORA     D           ; Pone el CARRY a cero
LAZO    JZ      TERM        ; Termina si D
        INX     B           ; Incrementa B y C
        INX     H           ; Incrementa H y L
        LDAX    B           ; Carga el acumulador
        ADC     M           ; Suma al acumulador
                            ; con carry
        STAX    B           ; Almacena en dirección
                            ; apuntada por B
        DCR     D           ; Decrementa D
        JMP     LAZO        ; Sigue con otro par
                            ; de palabras.
TERM    -------             ; Subrutina de impresión
                            ; sión
PRIM    DB      12H         ; Almacena en
        DB      34H
        DB      56H
SEG     DB      65H
        DB      43H
        DB      21H
PRIM    EQU     1BA0        ; Asigna dirección
SEG     EQU     1B30
```

El [illegible] cuando en lenguaje [illegible]. Sin embargo los [illegible] no aceptan este lenguaje ya que [illegible] un ensamblador que traduzca el "programa fuente" anterior a código objeto. Es preciso entonces codificar el programa en hexadecimal, reemplazando cada instrucción por su código.
Al hacer esto hay que tener especial cuidado con las direcciones de memoria en que se va almacenando cada instrucción que una vez almacenada, el procesador no tiene forma de distinguir entre instrucción y dato.
Para evitar confusión se recomienda anotar en el margen del programa, la dirección de memoria en que se almacena cada instrucción. Esto se ilustra en el listado siguiente:

LISTADO DEL PROGRAMA DE SUMA

Dirección de Memoria	Codigo de Operación	Instrucción en Ensamblador	
1300	01 9F 13	LXI	B, PRIM-1
1303	21 AF 13	LXI	H, SEG-1
1306	16 03	MVI	D, 3
1307	B2	ORA	D
1309	CA 15 13	JZ	TERM
130C	03	INX	B
130D	23	INX	H
130E	0A	LDAX	B
130F	8E	ADC	H
1310	02	STAX	B
1311	15	DCR	D
1312	C3 09 13	JMP	LAZO
1315	(Subrutina de Impresión)	(Subrutina de Impresión)	

Observaciones

1.) Notese que hay instrucciones que emplean más de una palabra; por ejemplo LXI B, PRIM-1 El código de LXI B es 01 y se almacena en la dirección 1300, la dirección PRIM-1 = 139F se debe almacenar en dos palabras, la parte menos siquificativa (9F) en la palabra 1301 y la parte más siquificativa (13) en 1302. Por lo tanto la siguiente instrucción deberá almacenarse a partir de la dirección 1303.

a.) Notese que las direcciones de memoria empleadas en lenguaje ensamblador se cumplen con nombres tales como TERM, LAZO, FRIM, etc. Esto no se permite en código objeto, en donde se debe indicar explícitamente la dirección de referencia. Por ejemplo en el caso de LAZO: con el nombre se designa la dirección de la palabra donde esta almacenada la instrucción JZ. En código objeto, dicha dirección resulta ser 1309, luego el salto a LAZO (JMP LAZO) se codifica: C3 09 13, donde C3 es el código de JMP, 09 es la parte menos significativa de la dirección y 13 es la parte más significativa de la misma.

El programa tal como aparece en el listado anterior puede meterse en memoria y después de insertar los sumandos a sumar, a partir de las direcciones 1500 y 1600 respectivamente, puede ejecutarse la suma. Sin embargo, no

se ha provisto una forma de hacer que el resultado de la suma se imprima en el TTY. Para esto debemos hacer otro programa que ordene al sistema que después de efectuada la suma imprima el resultado en el TTY.

El programa de impresión debe considerar los siguientes aspectos:

1.- El resultado esta almacenado en tres palabras consecutivas a partir de la dirección PRIM. La parte menos siquificativa del número está en PRIM y la más siquificativa en PRIM+2

2.- Al terminar la ejecución del programa de suma, el par de registros B y C contienen la dirección PRIM+2; es decir la dirección de la palabra que contiene la parte más siquificativa del número.

3.- Para la impresión del resultado es necesario emplear el MONITOR SDK-80, específicamente la subrutina NMOUT, cuya función es convertir los 8 bits almacenados en el acumulador en 2 caracteres

ASCII, los que son enviados al teletipo a través de un puerto de salida. Esta subrutina destruye el contenido del acumulador, el de los registros B y C y el del Flag.

De lo anterior vemos que:

i) Debemos pasar el resultado de memoria al acumulador y

ii) Guardar temporalmente el contenido de B y C ya que es destruído. Para esto emplearemos el STACK.

4.- Debe proveerse de un contador que indique cuándo las tres palabras con los resultados hayan sido impresas.

Con estos antecedentes, el programa queda como se muestra en el diagrama de flujo a continuación:


DEL PROG. DE SUMA
D = 3
Carga el acumulador con el contenido de la palabra apuntada por B y C : LDAX B
Guarda el contenido de los registros B y C en el STACK : PUSH B
Imprime el contenido del acumulador CALL NMOUT
Recupera del STACK el contenido de B y C . POP B
Decrementar los registros B y C DCX B
Decrementar el contador (registro D). DCR D
D = 0
Si
No
STOP

El programa quedaría:

```
                :
TERM    MVI     D, 3        ; Inicializa Contador en 3
RUT     LDAX    B           ; Carga el acumulador
        PUSH    B           ; Guarda B en el STACK
        CALL    NMOUT       ; Imprime parte de mantisa
        POP     B           ; Recupera B del STACK
        DCX     B           ; Decrementa B y C
        DCR     D           ; Decrementa el Contador
        JZ      FIN         ; Termina si D=0
        JMP     RUT         ; Continua nuevo ciclo
FIN     RST 1               ; Termina Programa
```

La codificación del programa de impresión es:

Dirección de Memoria	Código de Operación	Instrucción en Ensamblador	
1315	1603	MVI	D, 3
1317	0A	LDAX	B
1318	C5	PUSH	B
1319	CDC302	CALL	NMOUT
131C	C1	POP	B
131D	0B	DCX	B
131E	15	DCR	D
131F	CA2513	JZ	FIN = (1325)
1322	C31713	JMP	RUT = (1317)
1325	CF	RST 1	

Finalmente, el programa completo, en lenguaje ensamblador, queda:

```
                ORG     1300
SUMA            LXI     B, PRIM-1
                LXI     H, SEG-1
                MVI     D, 3
                ORA     D
LAZO            JZ      TERM
                INX     B
                INX     H
                LDAX    B
                ADC     M
                STAX    B
                DCR     D
                JMP     LAZO
TERM            MVI     D, 3
RUT             LDAX    B
                PUSH    B
                CALL    NMOUT
                POP     B
                DCX     B
                DCR     D
                JZ      FIN
                JMP     RUT
FIN             RST 1
```

En las páginas siguientes se incluye un listado de teletipo en el que se ilustra cómo se metió el programa en memoria mediante el comando E (Enter), así como la codificación del programa. En el otro listado se incluye la forma en que se introdujeron en memoria los números a sumar y los resultados obtenidos.

******** PROGRAMA DE SUMA DE NUMEROS DE TRS PALABRAS ********

```
MCS-60 M1T
.I1300
019F13
21AF13
1603
B2
CA1513
03
23
0A
8E
02
15
C30913
1603
0A
C5
CEC302
C1
0L
15
CA2513
C31713
CF
```

***** INSERCION DE DATOS EN LAS DIRECCIONES: 13A0 Y 13B0 *****

```
#*
.113A0
123456      (LA PARTE MAS SIGNIFICATIVA ES 56)
#*
.113B0
654321      (LA PARTE MAS SIGNIFICATIVA ES 21)
#*
.G1300      (COMANDO DE INICIO DE PROGRAMA)
777777
MCS-80 MIT
.
```

```
#*
.113A0
90A713      (LA PARTE MAS SIGNIFICATIVA ES 13)
#*
.113B0
125690      (LA PARTE MAS SIGNIFICATIVA ES 90)
#*
.G1300      (COMANDO DE INICIO DE PROGRAMA)
A3F1A2
MCS-80 MIT
.
```

CURSO: "MICROPROCESADORES TEORIA Y APLICACIONES"

DR. ADALBERTO GONZALEZ BURME STER

I. Introducción a los Microprocesadores

Las Computadoras pueden dividirse internamente, para su estudio, en tres partes importantes:

1) Memoria. Conjunto de dispositivos donde se almacena la información que se procesa y los programas que ejecuta una computadora.
2) Entradas/Salidas. Conjunto de dispositivos a través de los cuales la computadora se comunica con el exterior para transferir información y programas.
3) Procesador Central. Conjunto de dispositivos que transforman la información contenida en la memoria de acuerdo a la secuencia de instrucciones que constituye el programa.

Con el avance de la tecnología, las computadoras han pasado por varias generaciones. Cada generación se distingue por la realización física de sus elementos básicos de decisión. Las computadoras han usado elementos electromecánicos, válvulas al vacío, transistores discretos y modernamente conjuntos monolíticos de transistores llamados circuitos integrados. Con cada generación aparecen computadoras más pequeñas en cuanto a volujen físico de sus componentes, pero con un poder equivalente de cálculo a computadoras de generaciones anteriores.

No existe una definición exacta de lo que es un microprocesador, pero se puede decir que es un procesador central en el cual el volumen físico y número de componentes se ha reducido a un mínimo. Es usual que un microprocesador tenga la presentación física de un circuito integrado, pero además posee el mismo poder de cálculo de una modesta computadora.

I.a. Un poco de Historia

Los primeros microprocesadores evolucionaron de procesadores numéricos para calculadoras electrónicas y paralelamente de procesadores de caracteres alfanuméricos usados en terminales inteligentes para computadoras. Los precursores

...2

de los microprocesadores actuales tuvieron un éxito pasajero, debido a que se requería de gran complejidad de diseño para utilizarlos como procesadores centrales de computadoras muy pequeñas, que se llamaron microcomputadoras. Para otras aplicaciones dedicadas, donde no se requería del poder de cálculo de una computadora de propósito general, los microprocesadores llegaron a sustituir complicados circuitos electrónicos de decisión, con programas que podían efectuar las mismas decisiones con un número menor de componentes y con un costo reducido. Así pues, los primeros microprocesadores aparecieron en el mercado dentro de calculadoras electrónicas, cajas registradoras de ventas, medidores digitales, terminales para computadoras y muchos otros periféricos para computadoras.

Con la experiencia que se obtuvo de los primeros microprocesadores las nuevas generaciones adquirieron muchas ventajas sobre sus precursores es común encontrar, entre las nuevas generaciones, a microprocesadores especialmente diseñados para usarse como computadoras de propósito general. Muchos de los procesadores nuevos son tan generales que se pueden usar con la misma facilidad para efectuar cálculos matemáticos como para controlar procesos físicos.

Con cada generación, el poder de cálculo y de control de los microprocesadores ha ido aumentando, mientras que el costo se ha mantenido estable. Por lo general, la familia de componentes afines de cada microprocesador es más versátil y fácil de utilizar que la de generaciones anteriores. No es difícil extrapolar que en el futuro muchas de las funciones de decisión que se realizaban fisicamente con gran cantidad de circuitería y componentes electrónicos se vean substituidas por un microprocesador y unos cuantos componentes.

I.b. Evolución de las Computadoras

Las primeras máquinas se utilizaban exclusivamente para llevar a cabo cálculos que de otra manera hubieran requerido de un esfuerzo humano desorbitado. Esos artefactos

to ahora utilizan microprocesadores, reduciendo el volumen físico y el costo del sistema. A veces es tan espectacular este cambio que lo resultante es un instrumento portátil que funciona con baterías.

La otra tendencia es la de incorporar un microprocesador en un sistema para efectuar la mayoría de las funciones de procesamiento de datos y de control, aprovechando la existencia del procesador para incrementar el número de funciones del sistema, con un número pequeño de componentes adicionales. De esta manera, instrumentos de medición que antes efectuaban un número limitado de observaciones, ahora son capaces de transformar matemáticamente las mediciones en valores relacionados. Es usual encontrar instrumentos que miden relaciones diferenciales, integrales, promedios, conversión de unidades, detección de límites, etc., a un costo muy reducido, solo por efectuar los cálculos - con un microprocesador, en vez de tratar de obtener el mismo resultado por medio de circuitos analógicos.

Los microprocesadores se pueden usar en una gran variedad de sistemas de control y cálculo. La configuración de esos sistemas para aplicaciones particulares diferirá en la naturaleza de los dispositivos periféricos y la cantidad y tipo de memoria empleados.

Por ejemplo una calculadora electrónica puede consistir de un microprocesador para efectuar funciones aritméticas y de control, cierta cantidad de memoria para guardar datos intermedios, una memoria especial en la cual estuviera grabada el programa de control y algunos algoritmos matemáticos trascendentales, una interface de entrada para el teclado y una interface de salida para el mecanismo que escribe los resultados. Todo esto se puede realizar con unos diez circuitos integrados. Además la calculadora puede ahora ser programable.

Otro ejemplo puede ser un voltímetro digital, en el cual además de los elementos usuales, se utiliza un convertidor analógico-digital para observar la variable analógica. Este

eran físicamente grandes y costosos, de reparación frecuente y mantenimiento caro. Pero su utilización era eventualmente más ventajosa y la obtención de resultados más rápida que utilizar unaequivalente batería de matemáticos con sus calculadoras.

Con las distintas generaciones de computadoras, fueron apareciendo productos más baratos y confiables que sus precursores. Las computadoras pasaron de usarse exclusivamente para cálculos gigantescos a ciertas aplicaciones industriales, donde la velocidad de respuesta era esencial para el control de los procesos físicos. La aparación de computadoras de bajo costo y alta confiabilidad en los laboratorios de investigación, también fue muy importante. En este caso, se usaron los procesadores como instrumentos de control y para la adquisición y procesamiento de datos.

Comercialmente fueron apareciendo sistemas de medición o de control tan sfisticados que incluían a una computadora como parte integral del sistema. Posteriormente, esas computadoras serían reemplazadas con microrpocesadores.

En manera análoga al desarrollo de las computadoras, las calculadoras electromecánicas pasaron a ser calculadoras electrónicas. Muchas de las calculadoras electrónicas adquieron la capacidad de ser programables. Ahora es difícil precisar cuales son las diferencias entre una calculadora programable y una computadora pequeña. Igualmente y de una manera más natural, los microprocesadores fueron a sustituir las entrañas de las nuevas calculadoras.

Una tendencia que existe en la industria electrónica ahora es la de sustituir, cuando sea posible, inflexibles circuitos electrónicos para microprocesadores programados.

I.c. Sistemas basados en Microprocesadores.

Existen dos tendencias principales en el uso de los microprocesadores. Una de ellas tiende hacia la utilización de microprocesadores donde antes se utilizaba una computadora para efectuar una tarea similar. De esta manera, sistemas que usaban computadoras o calculadoras para su funcionamien

dispositivo puede entonces seleccionar la escala automáticamente, para mostrar siempre el resultado con un máximo de precisión. Además, la lectura digital se puede usar par alimentar a un impresor, perforador de cinta o papel, o puede conectarse directamente a un sistema de adquisición de datos. Lo que antes se realizaba con cientos de componentes discretos, ahora se ve reducido a unos cuantos circuitos integrados.

Se puede pensar que, en los sistemas electrónicos de control de procesos físicos o los sistemas en los cuales intervienen cálculos aritméticos y que, en el presente, se realizan con elementos discretos (aún circuitos integrados), en el futuro pueden realizar más eficientemente y a menor costo usando microprocesadores.

Es posible usar microprocesadores en algunas aplicaciones de control de procesos, aún cuando actualmente no sean de realización electrónica si se reunen ciertas condiciones:

1). Existen los transductores adecuados para observar las variables de estímulo al sistema en variables electrónicas análogas de entrada a un microprocesador.

2) Existen los efectores adecuados para transformar las señales electrónicas de salida de un microprocesador en las variables de respuesta análogas del sistema.

3) Existe algún algoritmo para relacionar univocamente las señales de entrada con las señales de salida.

Cuando existen estas tres condiciones para un sistema de control, entonces puede resultar más ventajosa la implementación del sistema de control usando un microprocesador y sus elementos afines, que la presente implementación electromecánica por lo general.

I.d. Programación contra Realización Física

Cuando se usa un sistema de control realizado con lógica programada en lugar de utilizar la equivalente realización física, es posible enumerar ciertas ventajas y desventajas de usar la una o la otra.

A favor de usar lógica programada están los siguientes ar

gumentos:

1) Facilidad de incorporar mejoras en el sistema
2) El diseño se facilita por el uso de programación, usando lenguajes de alto nivel o compiladores, ensambladores y editores.
3) La corrección de errores se facilita con el uso de simuladores y otras técnicas de programación capaces de detectar errores.
4) El número de componentes físicos se reduce
5) La documentación del sistema es más sencillo
6) Como consecuencia de tener menor número de componentes físicos, los costos de producción son menores y la probabilidad de fallas se reducen.

En contra de usar lógica programada están los siguientes argumentos:

7) La velocidad de respuesta del sistema es más lenta
8) El costo de desarrollar la capacidad de programación es elevada inicialmente.
9) El costo de sistemas pequeños puede ser más elevado.
10) El costo de cambiar es contraproducente.

Las ventajas o desventajas de usar la realización física o en elementos discretos de un sistema de control, son evidentemente el complemento de las dos tablas anteriores. La decisión de utilizar un sistema de control o procesamiento de datos, realizado con lógica programada o microprocesadores, no es fácil. Es necesario evaluar cada una de las ventajas y desventajas según la aplicación en particular. Pero la experiencia ha demostrado que en la mayoría de los casos es más ventajoso usar los microprocesadores.

I.e. Aplicaciones en General.

Los microprocesadores han encontrado aplicaciones en los siguientes campos:

1) Industriales
2) Comunicaciones
3) Comerciales
4) Computadoras
5) Instrumentación.

CURSO: "MICROPROCESADORES TEORIA Y APLICACIONES"

DR. ADALBERTO GONZALEZ BURMESTER

II. Composición física de los sistemas (Hardware)

La composición física de sistemas basados en microprocesadores es muy similar a la organización interna de una computadora. Esencialmente, el microprocesador controla y tiene acceso a tres conjuntos de señales, que llamaremos conductos o "buses". Cada "bus" tiene una función diferente en el sistema:

1) El "bus" de información, transmite los datos entre el microprocesador y el resto del sistema.
2) El "bus" de dirección, transmite la dirección de la memoria que se desea usar, o la dirección de los dispositivos de entrada/salida que se van a emplear. Este "bus" se origina normalmente en el microprocesador.
3) El "bus" de control, transmite del microprocesador al resto del sistema las señales que controlan la operación del mismo.

Sobre estos conductos o "buses" se conectan los distintos elementos del sistema según las distintas necesidades. Por ejemplo, un módulo de memoria usa el "bus" de dirección para seleccionar la celda que se va a utilizar, el "bus" de control para saber si se va a escribir o leer la memoria y cuándo, el "bus" de información para transmitir o recibir la información de la celda escogida.

Los distintos microprocesadores difieren además de su estructura interna y juego de instrucciones, en la manera en la cual está organizado el conjunto de "buses" del sistema. Algunos microprocesadores usan uno, dos o tres "buses" según el número de conecciones externas que tenga el circuito integrado en el cual se presenta físicamente este elemento.

Es importante considerar que el ancho de los "buses" en número de líneas, dependerá del espacio de direccionamiento y el número de bits de información de cada microprocesador. Por ejemplo, el Intel 8080 utiliza 16 líneas en el "bus" de dirección y 8 líneas en el "bus" de información.

Las unidades de memoria afines a los microprocesadores están diseñados para conectarse directamente a los "buses". Por lo tanto,

...2

un microprocesador puede trabajar con un mínimo de memoria con la misma facilidad que si tuviera todo el complemento. El inconveniente de este sistema, es de que el microprocesador no sabe cuando existe o no cierto módulo de memoria.

De la misma manera, los dispositivos de entrada y salida están diseñados para conectarse directamente a los "buses". En ciertas ocasiones, existe una división física del "bus" de información, en lo que puede llamarse el "bus" periférico, dedicado exclusivamente para los dispositivos de entrada y salida.

Ciertos otros elementos de control son necesarios para controlar el tráfico por los distintos "buses". Generalmente están asociados con el "bus" de control.

II.a. Tipos de Microprocesadores. El intel 8080

Los microprocesadores se clasifican más facilmente por el número de bits de información que usan por palabra de memoria. Los microprocesadores de 4 bits están orientados hacia las calculadoras electrónicas y otras aplicaciones comerciales, donde se utiliza una aritmética muy limitada. Los microprocesadores de 8 bits son demasiado generales para describir, pero esencialmente están orientados hacia el manejo de caracteres alfanuméricos y cálculos matemáticos más sofisticados. Los microprocesadores de 12 y 16 bits están encaminados a las aplicaciones donde se usa una matemática de más alta precisión y generalmente tienden a sustituir a computadoras de poder equivalente.

El microprocesador INTEL 8080 es uno de los elementos procesadores mas usados en la tecnología electrónica en el presente. Es un dispositivo de 8 bits de información, es capaz de direccionar 65,536 celdas de memoria y usar 256 dispositivos de entrada y salida.

II.b. Tipos de Memorias. Ram, Rom, Prom, Eprom.

Los módulos de memoria están organizados internamente para almacenar palabras de información en localidades específicos. Si la memoria es capaz de leer y escribir información, se le llama memoria de lectura/escritura. Por una inconsistencia del lenguaje se le ha

llamado memoria de acceso aleatorio o RAM. Si la información de la memoria es inalterable y sólo se puede leer, se le llama memoria de lectura exclusivamente o ROM. Si la memoria está destinada a operar como ROM pero se puede programar inicialmente por medio de procedimientos especiales, se le llama memoria de lectura exclusivamente programable, ROM programable o PROM. Si la memoria está destinada a ser PROM pero además por otros métodos especiales, el contenido se puede borrar, entonces es un PROM borrable o EPROM.

Generalmente, las memorias de tipo RAM se utilizan con los microprocesadores para guardar la información que está cambiando en un programa. En ocasiones, es posible usar el RAM para guardar el programa que se va a ejecutar.

Los microprocesadores utilizan los diversos tipos de ROM'S para almacenar programs y ciertas tablas de datos que no cambian durante un programa.

La mezcla de RAM y ROM en un sistema depende mucho de las aplicaciones. Es posible encontrar un sistema mínimo en el cual sólo se utilizan un RAM y un ROM. Es posible también encontrar microcomputadoras que tienen bastante RAM para guardar datos y programas y un poco de ROM donde están protegidos ciertos programas residentes de la microcomputadora.

II.c. Tipos de periféricos y elementos de interface

Los microprocesadores se comunican con el mundo exterior a través de los dispositivos de entrada y salida. Estos elementos se encargan de transformar y almacenar la información por el tiempo necesario para sincronizar el tráfico de información entre los "buses" de información y el mundo exterior.

Se pueden distinguir dos tipos de elementos de interface. La característica de ellos es en la manera de transmitir una palabra de información, si lo hacen en paralelo, o lo hacen en serie.

Una interface que funciona en paralelo es capaz de almacenar una palabra de información y de transferir bidireccionalmente, en el caso más general, recibir en el caso de un dispositivo de entrada, o simplemente transmitir en el caso de un dispositivo de Salida. La transferencia ocurre de manera que está sincronizada con alguna

...4

señal de control. Todos los bits de información son accesibles durante la transferencia.

Una interface que funciona en serie es similar a la anterior sólo que la información es accesible un bit a la vez. Esto se usa en el caso de transmisiones por cable telefónico, o en comunicaciones con teletipos.

Los dispositivos periféricos más usuales para los microprocesadores son los teclados, lectores de cinta, los impresores, indicadores luminosos o "displays". En ocasiones es muy común encontrar teletipos.

II.d. Otros componentes varios.

Además de los dispositivos de memoria y de interface, existen otros componentes afines a los microprocesadores. Estos se usan más relacionados con el"bus" de control que con otras partes del sistema. Muchas de las piezas de soporte caen en esta categoría. Entre ellas se pueden enumerar los circuitos de reloj y fases, el control de interrupción, el acceso directo de memoria o DMA, y la sección que alimenta o recibe a los diversos "buses"

Dentro del campo industrial encontramos a los microprocesadores en la automatización de fábricas, manipuladores programables y autómatas industriales. Otras aplicaciones incluyen el control de máquinas de ensamblado, máquinas automáticas de peso y envazamiento de artículos, observación y control remoto, entrada y salida de datos y control de tráfico. Una aplicación muy importante es en el ramo de control numérico de máquinas herramienta y los controles necesarios para programarlos. Las máquinas de hilados y tejidos igualmente son fáciles de automatizar en este sentido. También se encuentran máquinas de composición para periódicos en esta categoría.

Considerando el campo de las comunicaciones, se encuentran los microprocesadores esencialmente como procesadores de caracteres alfanuméricos. Se usan para convertir códigos, buscar caracteres especiales, editar mensajes revisar la paridad de transmisión, corrección de errores y retransmisión. Dentro de las redes de comunicación de microondas, los procesadores se usan para seleccionar las antenas que se deben encadenar en la transmisión de mensajes. En las redes de comunicaciones internacionales los procesadores se usan para reconciliar los códigos, velocidades y formatos antes de permitir el encadenamiento. Otra aplicación interesante es en el control de potencia de las torres de transmisión de radio y micro-ondas. En la telefonía, los procesadores han encontrado aplicación en la transmisión digital de la voz, haciendo la transmisión más eficiente y eliminando costosos repetidores analógicos. Esto mismo facilitará en el futuro la transmisión de las imágenes de los usuarios a través de las líneas telefónicas. Asimismo las transmisiones de voz se pueden encodificar en un teléfono y decodificar en otro para transmitir mensajes con alto grado de seguridad. Si otro teléfono no conoce la decodificación adecuada el mensaje no se puede reconocer.

Dentro del campo comercial se encuentrán procesadores en las cajas registradoras de ventas, básculas, terminales para inversionistas y la industria de las finanzas, cajeros automáticos en los bancos, control de inventario en negocios

y supermercados. También se encuentran aplicaciones en los automóviles para minimizar el consumo de gasolina. Diversos juegos electrónicos modernos están basados en pantallas de televisión y microprocesadores.

En el campo de las computadoras cabe decir que muchos procesadores se usan normalmente asociados con unidades de memoria y otros periféricos en microcomputadoras. Pero debido a su baja velocidad, los microprocesadores solo han encontrado cábida dentro de las secciones de control de los periféricos de las computadoras. Por ejemplo, en las terminales inteligentes, impresores de líneas, conversión serie-paralelo, etc. Las calculadoras electrónicas programables son otro buen ejemplo de aplicación de microprocesadores.

Tal vez la aplicación más importante de los microprocesadores es en el campo de la Instrumentación. Donde no solo se utiliza la reducción de números de componentes lógicos discretos sino que además se utiliza la capacidad de cálculo. Se tienen muchos probadores de elementos semiconductores y circuitos integrados, sintetizadores de frecuencia, wattmetros, medidores de temperatura con termoparos y toda una serie de instrumentos inteligentes.

Práctica No. 4: DISEÑO Y PROGRAMACION DE UNA CALCULADORA

DR. ADALBERTO GONZALEZ BURMESTER.

OBJETIVO: En esta práctica se usará la estructura física del SDK-80 para simular por medio de programación adecuada, la operación de una calculadora sencilla.

INTRODUCCION: Las características esenciales de la calculadora que se va a simular son las siguientes:

a) Debe ser capaz de efectuar las cuatro operaciones aritméticas de suma, resta, multiplicación y división.
b) Debe aceptar números decimales desde la terminal, para ser usados como operandos.
c) Debe escribir el resultado decimal en la terminal.

Para facilitar la programación, se ha suministrado en un PROM especial ocho subrutinas que son capaces de efectuar las cuatro funciones aritméticas y las operaciones de leer y escribir datos decimales en la terminal. Usando una combinación adecuada de llamadas a estas subrutinas preestablecidas se puede disimular una calculadora sencilla. El formato en el cual la calculadora efectuará estas operaciones dependerá de la complejidad del programa de control.

TEORIA: Las ocho subrutinas utilizan números enteros positivos de 16 bits de significancia, esto equivale aproximadamente a números comprendidos entre 0 y 65 535 inclusive. Todos los operandos usados por las subrutinas son pasados a traves del Stack; es decir, los operandos que se usan en las operaciones aritméticas son tomados del Stack y el resultado el regresado en el Stack. Este método de pasar operandos facilita el encadenamiento de operaciones aritméticas, ya que el resultado anterior está en el Stack y sólo basta proporcionar el otro operando.

En ciertos casos es posible detectar, por medio del flag de Acarreo, si cierta operación ha excedido el nivel de significancia de 16 bits, o si cierta operación ha producido un resultado negativo.

La función de las ocho subrutinas es la siguiente:

1) ADDXY: Suma los dos operandos superiores del Stack y regresa el resultado en la parte superior del Stack. El flag de Acarreo indica si hubo un sobreflujo.

2) DADXY: Es de operación idéntica a ADDXY pero usa otro método para obtener la suma.

3) SUBXY: Resta el operando superior del Stack del siguiente operando en el Stack, regresa el resultado en la parte superior del Stack. El flag de Acarreo indica si el resultado es negativo.

4) NEGXY: Toma el operando superior del Stack, lo convierte en su valor negativo y regresa el resultado en la parte superior del Stack. Esto se usa en caso de que SUBXY haya producido un número negativo.

5) MLTXY: Multiplica los dos operandos superiores del Stack y regresa el resultado en la parte superior del Stack. Si el contenido de la pareja de registros DE es distinta de cero, indica que hubo un Sobreflujo.

6) DIVXY: Divide por el operando superior del Stack al siguiente operando en el Stack, regresa el resultado en la parte superior del Stack. El residuo permanece en la pareja de registros DE. El cociente es la parte entera exclusivamente.

7) DECOD: Toma la parte superior del Stack la convierte y escribe como número decimal, sin signo, en la posición actual de salida de terminal.

8) ENCOD: Lee de la terminal a un número decimal, sin signo, y lo convierte en número binario de 16 bits. El resultado lo pone en la parte Superior del Stack. Si un número mayor de 65535 es suministrado entonces el número convertido está indefinido.

EJEMPLOS: para sumar dos números decimales basta escribir el siguiente sencillo programa:

```
CALL ENCOD ; Leer primer sumando de la terminal
           ; Dejar sumando en el Stack.

CALL ENCOD ; Leer segundo sumando de la terminal
           ; dejar sumando en el Stack

CALL ADDXY ; Sumar los dos operandos superiores
           ; del Stack, dejar total en el Stack

CALL DECOD ; Escribir el total en la terminal
           ; tomándolo de la parte superior del Stack
```

El mismo procedimiento se usará para Restar, Multiplicar y Divi

dir cambiando solo SUBXY, MLTXY ó DIVXY por ADDXY en el programa anterior. Nota, es importante considerar el orden en el caso de la resta y la división.

Cuando se restan dos números decimales, el resultado puede ser negativo. El siguiente programa corrige esta situación:

```
        CALL ENCOD ; leer substraendo
        CALL ENCOD ; leer minuendo
        CALL SUBXY ; hacer la resta
        JNC  POSIT ; saltar si Residuo positivo
        MVI  C,2D  ; poner carácter "-" en Reg. C.
        CALL CO    ; escribir signo negativo
        CALL NEGXY ; obtener el negativo del residuo
POSIT:  CALL DECOD ; escribir residuo positivo.
```

Usando un procedimiento similar, se puede probar si en el resultado de una suma o de una multiplicación hubo un sobre flujo. En ese caso se escribiría algún carácter especial para indicar esta condición antes de escribir el resultado.

Para que la calculadora pueda efectuar las cuatro peraciones aritméticas es necesario reconocer símbolos especiales como "+", "-", "*", "/", etc. Dependiendo de cual fue el símbolo especial reconocido, la calculadora deberá efectuar la operación correspondiente. El siguiente programa sencillo realiza esta operación:

```
OPER:   CALL GETCH ; leer carácter de la terminal
        CALL ECHO  ; escribir carácter en la terminal
        MOV  A,C   ; poner carácter en el Acumulador
        CPI  2B    ; comparar con "+"
        JZ   ADDXY ; si fue, sumar
        CPI  2D    ; comparar con "-"
        JZ   SUBXY ; si fue, restar
        CPI  2A    ; comparar con "*"
        JZ   MLTXY ; si fue, multiplicar
        CPI  27    ; comparar con "/"
        JZ   DIVXY ; si fue, dividir
        MVI  C,3F  ; poner carácter "?" en Reg. C.
        CALL CO    ; escribir interrogación
        CALL CROUT ; cambiar la línea
        JMP  OPER  ; volver a leer
```

FORMATOS: Con una combinación adecuada de las rutinas presentadas anteriormente, se pueden escribir programas para simular calculadoras fácilmente. El formato de entrada y salida más sencillo es el siguiente:

NUMERO
NUMERO
OPERACION
RESULTADO

Con unas cuantas modificaciones, el formato de entrada y salida puede convertirse en el siguiente:

NUMERO
OPERACION
NUMERO
RESULTADO

DIRECCIONES: Las ocho subrutinas residen en el segundo PROM del sistema SDK-80. Para llamar a esas subrutinas es necesario llamarlas a las siguientes direcciones:

0400	ADDXY	Z = X + Y
0403	DADXY	Z = X + Y
0406	SUBXY	Z = X - Y
0409	NEGXY	Z = - X
040C	MLTXY	Z = X * Y
040F	DIVXY	Z = X / Y

En las cuales X es el primer operando que entra en el Stack y Y es el segundo operando que está en la parte superior del Stack

0412	DECOD	ESCRIBE Z
0415	ENCOD	LEE X ó Y

Donde Z es el operando que está en la parte superior del Stack, usualmente un resultado, y X ó Y tienen el mismo significado que arriba.

centro de educación continua
división de estudios superiores
facultad de ingeniería, unam

MICROPROCESADORES



SESION PRACTICA: INTRODUCCION AL SDK-80

COMPONENTES FISICOS (HARDWARE)
COMPONENTES LOGICOS (SOFTWARE)
APLICACIONES Y PROTOTIPOS
DEMOSTRACION PRACTICA

M. EN C. PEDRO S. JOSELEVICH C.

JULIO DE 1976.

CURSO SOBRE MICROPROCESADORES

Primera práctica: conocimiento del prototipo de desarrollo

1. Generalidades

Para realizar los trabajos prácticos del curso usaremos dos prototipos de desarrollo ("Kits") de la firma Intel, denominados "MCS-80". Estos contienen el conjunto de elementos básicos que nos permitirán ejercitar el microprocesador 8080, conectarlo al mundo exterior para entrada/salida de información y comandar el kit. Cada kit contiene un programa llamado "monitor", que por un lado permite al operador realizar una serie de funciones relativas a la forma de generar y probar un programa en desarrollo y por otro interconectar al kit con una serie de dispositivos periféricos (teletipo, terminal de vídeo) para que el operador entre y extraiga información del kit.

2. Circuitería disponible ("Hardware")

El conjunto de circuitos y funciones de que dispone el kit pueden dividirse en los grupos detallados a continuación.

2.1. Unidad central de proceso (CPU) y circuitos asociados.

Comprenden básicamente el CPU (8080A), el generador de pulsos reloj (8224) y el decodificador de "status" del CPU (8228). Estos circuitos son el corazón del kit, toman las decisiones lógicas y dan el tiempo correcto para la operación de todo el circuito.

2,2, Memoria de lectura única (PROM'S o ROM'S)

En estos circuitos se quedan las rutinas que permitirán realizar operaciones tales como la comunicación con el mundo exterior, introducción al kit de programas desarrollados por el operador, etc. Además allí se podrán grabar subrutinas completas para realizar diversas tareas en operaciones matemáticas, las que se podrán llamar desde el porgrama de trabajo, facilitando así grandemente la tarea.

El kit dispone de dos PROM'S (8708), una que incluye el "monitor" (ver 3.) y otra que ha sido programada especialmente por nosotros, la que contiene una serie de subrutinas a ser usadas

....2

en la tarea No. 4. Dos espacios vacíos permitirían incorporar dos 8708 adicionales. El circuito 8205 decodificar parte de las lineas de dirección y permite habilitar una 8708 cuando es seleccionada por el contador de programa. Cada - 8708 permite alojar 1,024 palabras de 8 bits.

2.3 Memoria de lectura y escritura

Permiten almacenar instrucciones y datos, sea proporcionados desde el exterior, sea generados por el sistema durante la - ejecución de un programa. Son llamadas "RAM'S" (8111-1) y cada una permite almacenar 256 palabras de 4 bits, por lo que con los 8 existentes, se dispone de un máximo de 1,024 palabras de 8 bits. Hay también un decodificador 8205, que permite seleccionar los 8111-1 en grupos de dos (256 plabras de 8 bits componen cada grupo).

2.4. Unidades de entrada y salida

Para comunicarse con el mundo exterior, el kit dispone de - "puestos" de comunicación. Los 8255 permiten la comunicación en paralelo de tres grupos de 8 bits cada uno, programables a voluntad en forma muy versátil. Bajo comando del programador, estos puestos pueden trabajar como entradas, salidas, alternadamente, etc.

Hay otro tipo de puesto, el 8251, que permite la intercomunicación con dispositivos periféricos que trabajan en serie (como son teletipos o terminales de video). Por medio de divisores adecuados de frecuencia (circuitos 93516 y 74161), se puede elegir de acuerdo a las necesidades, a qué velocidad se dará la transmisión/recepción de datos; una serie de transistores y resistencias permite acoplar los diferentes niveles eléctricos a que trabajan los circuitos electrónicos del kit y los diferentes sistemas del mundo exterior. (Corriente de transmisión para el teletipo, interfase tipo RS-232 para el terminal de video, y niveles TTL para aplicaciones diversas).

2.5. Alimentaciones

El kit necesita para su uso de cuatro tensiones reguladas, de

...3

las cuales tres (+12, +5 y -12V) deben ser provistas externamente, y la cuarta (-5V) es generada internamente por el regulador 79M05.

3. Monitor

El PROM 8708 con notación "S.D.K." contiene, grabados una serie de programas que permiten el control del funcionamiento del kit, y su programación, por un teletipo, terminal de video o teclado.
Se acompañan copias de las páginas pertinentes del manual del kit, y a continuación se explican brevemente las principales funciones posibles.

- Arranque:
  Conectado el teletipo o el terminal de video, oprimir el botón de "puesta a cero". Deberá verse escrito "MCS-80 kit" en el terminal.

- Introducir instrucciones en RAM
  Oprimir "I", seguida de la primera locación en RAM donde se quiera introducir un programa. Para regresar de esta orden, oprimir un carrete "ilegal" (por ejemplo, la letra "R").

- Mostrar contenido de memoria.
  Oprimir "D", seguida de la primera locación que quiere verse, una coma, y la última. Oprimir luego "Return"

- Substituir
  Oprimir "S" y la dirección que contiene la información a ser modificada, seguida de una coma. Aparecerá el contenido actual de esa localidad. El operador tiene opción de modificar el contenido -para lo que debe introducir la nueva información- o no cambiarlo -para lo que debe oprimir nuevamente la coma. Aparecerá así la información de la siguiente localidad con la que se rige la misma opción. Se interrumpe el proceso con un "Return"

- Ejecutar programa
  Oprimir "G", seguida de la dirección donde se quiere comenzar la ejecución de un programa. Al oprimir "Return", éste comienza a ejecutarse.

- Examinar y modificar registros

Oprimir "X" seguido de "Return". El estado de cada uno de los registros, el contador de programa y el apuntador se verán escritos. Si se desea ver o modificar algún registro particular, oprimir X seguido por el nombre del registro a examinarse; si se desea luego de ver escrito dicho contenido, se debe ingresar la nueva información. "Return" vuelve siempre al estado original.

3.1. Uso de Subrutinas

Como se ha dicho, puede emplearse las propias subrutinas usadas por el monitor para, por ejemplo introducir información hexadecimal como dato de un programa, o escribir resultados obtenidos.

3.2. Configuración de la memoria

Teóricamente el CPU 8080 A con sus 16 bits de direccionamiento, puede manejar memorias de hasta 65,000 localidades diferentes.

En la práctica, el kit, en su configuración actual, puede acceder a sólo 5,000 localidades diferentes, de la forma que indica la figura.



Los números de la izquierda indican notación decimal los de la derecha hexadecimal.

El espacio destinado a RAM es de 1000 H a 13FF H. En los kits de demostración hay colocados circuitos que cubren el espacio

1000 - 10FF, y 1300 a 13FF, los que son todos utilizables por el usuario salvo los treinta últimos (13E2-13FF), reservados por el monitor para su propio uso.

4. Toma de programa

El kit, junto con el terminal de video, posee una forma muy conveniente para diseñar y probar programas.
Es previo a cualquier operación de programación, el estudio a fondo del juego de instrucciones del sistema y un conocimiento, lo más acabado posible, del funcionamiento interno del mismo.
Luego, es muy conveniente hacer un "diagrama de flujo" del programa, donde se resaltan las operaciones esenciales que se realizarán las entradas y salidas, las pruebas y condiciones a que se someterán los datos parciales obtenidos.
Finalmente, se pasa el diagrama de flujo a instrucciones; conviene colocar al lado de los más importantes, explicaciones escritas sobre qué se está haciendo con ellas, a fines de documentación futura.
Es conveniente introducir cada tantas instrucciones "RST-1", con lo que se vuelve el sistema al control del Monitor. Con esto, pueden observarse los estados de los registros luego de la última instrucción y corregir así errores posibles. El programa puede proseguirse con la tecla "G" y la dirección siguiente. Cuando está todo el programa listo y libre de fallas, pueden reemplazarse las "RST-1" por "NOP", con lo que el programa se ejecutará entero.

4.1. Codificación

Cada instrucción tiene, dentro de la máquina un cierto código (en general una sola palabra de 8 bits). Esos 8 bits pueden ser considerados como dos dígitos hexadecimales contiguos (cada uno, de valor 0 a 15), codificados 0 a F). Cada código de instrucción, entonces, puede ser entrado, con los dos dígitos que contiguos, corresponden a la codificación requerida.
Ejemplo: La instrucción ADD L
tiene el código 1000,0 101
que corresponde en hexadecimal a 8 5

La tarjeta "Assembly language reference card" indica las equivalencias entre instrucciones en lenguaje ensamblado y el código de teclado que corresponde a cada una de ellas. En rea-

idad cuando se oprime cualquier tecla, se envía el código ASCII correspondiente a dicha tecla, y el monitor hará la conversión de código, de ASCII a hexadecimal.)
En la tarjeta también figura la conversión hexadecimal a ASCII de todos los caracteres del teletipo; esto es útil cuando se quiere que el teletipo escriba algún carácter en particular.

INTRODUCTION

Since their inception, digital computers have continuously become more efficient, expanding into new applications with each major technological improvement. The advent of minicomputers enabled the inclusion of digital computers as a permanent part of various process control systems Unfortunately, the size and cost of minicomputers in "dedicated" applications has limited their use. Another approach has been the use of custom built systems made up of "random logic" (i.e., logic gates, flip-flops, counters, etc.). However, the huge expense and development time involved in the design and debugging of these systems has restricted their use to large volume applications where the development costs could be spread over a large number of machines.

Today, Intel offers the systems designer a new alternative . . . **the microcomputer.** Utilizing the technologies and experience gained in becoming the world's largest supplier of LSI memory components, Intel has made the power of the digital computer available at the integrated circuit level. Using the n-channel silicon gate MOS process, Intel engineers have implemented the fast (2 μs. cycle) and powerful (72 basic instructions) 8080 microprocessor on a single LSI chip. When this processor is combined with memory and I/O circuits, the computer is complete. Intel offers a variety of random-access memory (RAM), read-only memory (ROM) and shift register circuits, that combine with the 8080 processor to form the MCS™-80 microcomputer system, a system that can directly address and retrieve as many as 65,536 bytes stored in the memory devices.

The 8080 processor is packaged in a 40-pin dual in-line package (DIP) that allows for remarkably easy interfacing. The 8080 has a 16-bit address bus, a 8-bit bidirectional data bus and fully decoded, TTL-compatible control outputs. In addition to supporting up to 64K bytes of mixed RAM and ROM memory, the 8080 can address up to 256 input ports and 256 output ports; thus allowing for virtually unlimited system expansion. The 8080 instruction set includes conditional branching, decimal as well as binary arithmetic, logical, register-to-register, stack control and memory reference instructions. In fact, the 8080 instruction set is powerful enough to rival the performance of many of the much higher priced minicomputers, yet the 8080 is upward software compatible with Intel's earlier 8008 microprocessor (i.e., programs written for the 8008 can be assembled and executed on the 8080).

In addition to an extensive instruction set oriented to problem solving, the 8080 has another significant feature—SPEED. In contrast to random logic designs which tend to work in parallel, the microcomputer works by sequentially executing its program. As a result of this sequential execution, the number of tasks a microcomputer can undertake in a given period of time is directly proportional to the execution speed of the microcomputer. The speed of execution is the limiting factor of the realm of applications of the microcomputer. The 8080, with instruction times as short as 2 μsec., is an order of magnitude faster than earlier generations of microcomputers, and therefore has an expanded field of potential applications.

The architecture of the 8080 also shows a significant improvement over earlier microcomputer designs. The 8080 contains a 16-bit stack pointer that controls the addressing of an external stack located in memory. The pointer can be initialized via the proper instructions such that any portion of external memory can be used as a last in/first out stack; thus enabling almost unlimited subroutine nesting. The stack pointer allows the contents of the program counter, the accumulator, the condition flags or any of the data registers to be stored in or retrieved from the external stack. In addition, multi-level interrupt processing is possible using the 8080's stack control instructions. The status of the processor can be "pushed" onto the stack when an interrupt is accepted, then "popped" off the stack after the interrupt has been serviced. This ability to save the contents of the processor's registers is possible even if an interrupt service routine, itself, is interrupted.

	CONVENTIONAL SYSTEM	PROGRAMMED LOGIC
Product definition		Simplified because of ease of incorporating features
System and logic design	Done with logic diagrams	Can be programmed with design aids (compilers, assemblers, editors)
Debug	Done with conventional Lab Instrumentation	Software and hardware aids reduce time
PC card layout		Fewer cards to layout
Documentation		Less hardware to document
Cooling and packaging		Reduced system size and power consumption eases job
Power distribution		Less power to distribute
Engineering changes	Done with yellow wire	Change program

Table 0-1. The Advantages of Using Microprocessors

ADVANTAGES OF DESIGNING WITH MICROCOMPUTERS

Microcomputers simplify almost every phase of product development. The first step, as in any product development program, is to identify the various functions that the end system is expected to perform. Instead of realizing these functions with networks of gates and flip-flops, the functions are implemented by encoding suitable sequences of instructions (programs) in the memory elements. Data and certain types of programs are stored in RAM, while the basic program can be stored in ROM. The microprocessor performs all of the system's functions by fetching the instructions in memory, executing them and communicating the results via the microcomputer's I/O ports. An 8080 microprocessor, executing the programmed logic stored in a single 2048-byte ROM element, can perform the same logical functions that might have previously required up to 1000 logic gates.

The benefits of designing a microcomputer into your system go far beyond the advantages of merely simplifying product development. You will also appreciate the profit-making advantages of using a microcomputer in place of custom-designed random logic. The most apparent advantage is the significant savings in hardware costs. A microcomputer chip set replaces dozens of random logic elements, thus reducing the cost as well as the size of your system. In addition, production costs drop as the number of individual components to be handled decreases, and the number of complex printed circuit boards (which are difficult to layout, test and correct) is greatly reduced. Probably the most profitable advantage of a microcomputer is its flexibility for change. To modify your system, you merely re-program the memory elements; you don't have to redesign the entire system. You can imagine the savings in time and money when you want to upgrade your product. Reliability is another reason to choose the microcomputer over random logic. As the number of components decreases, the probability of a malfunctioning element likewise decreases. All of the logical control functions formerly performed by numerous hardware components can now be implemented in a few ROM circuits which are non-volatile, that is, the contents of ROM will never be lost, even in the event of a power failure. Table 0-1 summarizes many of the advantages of using microcomputers.

MICROCOMPUTER DESIGN AIDS

If you're used to logic design and the idea of designing with programmed logic seems like too radical a change, regardless of advantages, there's no need to worry because Intel has already done most of the groundwork for you. The INTELLEC® 8 Development Systems provide flexible, inexpensive and simplified methods for OEM product development. The INTELLEC® 8 provides RAM program storage making program loading and modification easier, a display and control console for system monitoring and debugging, a standard TTY interface, a PROM programming capability and a standard software package (System Monitor, Assembler and Text Editor). In addition to the standard software package available with the INTELLEC® 8, Intel offers a PL/M™ compiler, a cross-assembler and a simulator written in FORTRAN IV and designed to run on any large scale computer. These programs may be procured directly from Intel or from a number of nationwide computer time-sharing services. Intel's Microcomputer Systems Group is always available to provide assistance in every phase of your product development.

Intel also provides complete documentation on all their hardware and software products. In addition to this User's Manual, there are the:

- PL/M™ Language Reference Manual
- 8080 Assembly Language Programming Manual
- INTELLEC® 8/MOD 80 Operator's Manual
- INTELLEC® 8/MOD 80 Hardware Reference Manual
- 8080 User's Program Library

APPLICATIONS EXAMPLE

The 8080 can be used as the basis for a wide variety of calculation and control systems. The system configurations for particular applications will differ in the nature of the peripheral devices used and in the amount and the type of memory required. The applications and solutions described in this section are presented primarily to show how microcomputers can be used to solve design problems. The 8080 should not be considered limited either in scope or performance to those applications listed here.

Consider an 8080 microcomputer used within an automatic computing scale for a supermarket. The basic machine has two input devices: the weighing unit and a keyboard, used for function selection and to enter the price per unit of weight. The only output device is a display showing the total price, although a ticket printer might be added as an optional output device.

The control unit must accept weight information from the weighing unit, function and data inputs from the keyboard, and generate the display. The only arithmetic function to be performed is a simple multiplication of weight times rate.

The control unit could probably be realized with standard TTL logic. State diagrams for the various portions could be drawn and a multiplier unit designed. The whole design could then be tied together, and eventually reduced to a selection of packages and a printed circuit board layout. In effect, when designing with a logic family such as TTL, the designs are "customized" by the choice of packages and the wiring of the logic.

If, however, an 8080 microcomputer is used to realize the control unit (as shown in Figure 0-1), the only "custom" logic will be that of the interface circuits. These circuits are usually quite simple, providing electrical buffering for the input and output signals.

Instead of drawing state diagrams leading to logic, the system designer now prepares a flow chart, indicating which input signals must be read, what processing and computations are needed, and what output signals must be produced. A program is written from the flow chart. The program is then assembled into bit patterns which are loaded into the program memory. Thus, this system is customized primarily by the contents of program memory.

For this automatic scale, the program would probably reside in read-only memory (ROM), since the microcomputer would always execute the same program, the one which implements the scale functions. The processor would constantly monitor the keyboard and weighing unit, and update the display whenever necessary. The unit would require very little data memory; it would only be needed for rate storage, intermediate results, and for storing a copy of the display.

When the control portion of a product is implemented with a microcomputer chip set, functions can be changed and features added merely by altering the program in memory. With a TTL based system, however, alterations may require extensive rewiring, alteration of PC boards, etc.

The number of applications for microcomputers is limited only by the depth of the designer's imagination. We have listed a few potential applications in Table 0-2, along with the types of peripheral devices usually associated with each product.



Figure 0-1. Microcomputer Application – Automatic Scale

APPLICATION	PERIPHERAL DEVICES ENCOUNTERED
Intelligent Terminals	Cathode Ray Tube Display Printing Units Synchronous and Asynchronous data lines Cassette Tape Unit Keyboards
Gaming Machines	Keyboards, pushbuttons and switches Various display devices Coin acceptors Coin dispensers
Cash Registers	Keyboard or Input Switch Array Change Dispenser Digital Display Ticket Printer Magnetic Card reader Communication interface
Accounting and Billing Machines	Keyboard Printer Unit Cassette or other magnetic tape unit "Floppy" disks
Telephone Switching Control	Telephone Line Scanner Analog Switching Network Dial Registers Class of Service Parcel
Numerically Controlled Machines	Magnetic or Paper Tape Reader Stepper Motors Optical Shaft Encoders
Process Control	Analog-to-Digital Converters Digital-to-Analog Converters Control Switches Displays

Table 0-2. Microprocessor Applications

CHAPTER 1
THE FUNCTIONS OF A COMPUTER

This chapter introduces certain basic computer concepts. It provides background information and definitions which will be useful in later chapters of this manual. Those already familiar with computers may skip this material, at their option.

A TYPICAL COMPUTER SYSTEM

A typical digital computer consists of:

a) A central processor unit (CPU)
b) A memory
c) Input/output (I/O) ports

The memory serves as a place to store **Instructions**, the coded pieces of information that direct the activities of the CPU, and Data, the coded pieces of information that are processed by the CPU. A group of logically related instructions stored in memory is referred to as a **Program**. The CPU "reads" each instruction from memory in a logically determined sequence, and uses it to initiate processing actions. If the program sequence is coherent and logical, processing the program will produce intelligible and useful results.

The memory is also used to store the data to be manipulated, as well as the instructions that direct that manipulation. The program must be organized such that the CPU does not read a non-instruction word when it expects to see an instruction. The CPU can rapidly access any data stored in memory; but often the memory is not large enough to store the entire data bank required for a particular application. The problem can be resolved by providing the computer with one or more **Input Ports**. The CPU can address these ports and input the data contained there. The addition of input ports enables the computer to receive information from external equipment (such as a paper tape reader or floppy disk) at high rates of speed and in large volumes.

A computer also requires one or more **Output Ports** that permit the CPU to communicate the result of its processing to the outside world. The output may go to a display, for use by a human operator, to a peripheral device that produces "hard-copy," such as a line-printer, to a peripheral storage device, such as a floppy disk unit, or the output may constitute process control signals that direct the operations of another system, such as an automated assembly line. Like input ports, output ports are addressable. The input and output ports together permit the processor to communicate with the outside world.

The CPU unifies the system. It controls the functions performed by the other components. The CPU must be able to fetch instructions from memory, decode their binary contents and execute them. It must also be able to reference memory and I/O ports as necessary in the execution of instructions. In addition, the CPU should be able to recognize and respond to certain external control signals, such as INTERRUPT and WAIT requests. The functional units within a CPU that enable it to perform these functions are described below.

THE ARCHITECTURE OF A CPU

A typical central processor unit (CPU) consists of the following interconnected functional units:

- Registers
- Aritnmetic/Logic Unit (ALU)
- Control Circuitry

Registers are temporary storage units within the CPU. Some registers, such as the program counter and instruction register, have dedicated uses. Other registers, such as the accumulator, are for more general purpose use.

Accumulator:

The accumulator usually stores one of the operands to be manipulated by the ALU. A typical instruction might direct the ALU to add the contents of some other register to the contents of the accumulator and store the result in the accumulator itself. In general, the accumulator is both a source (operand) and a destination (result) register.

Often a CPU will include a number of additional, general purpose registers that can be used to store operands or intermediate data. The availability of general purpose

registers eliminates the need to "shuffle" intermediate results back and forth between memory and the accumulator, thus improving processing speed and efficiency.

Program Counter (Jumps, Subroutines and the Stack):

The instructions that make up a program are stored in the system's memory. The central processor references the contents of memory, in order to determine what action is appropriate. This means that the processor must know which location contains the next instruction.

Each of the locations in memory is numbered, to distinguish it from all other locations in memory. The number which identifies a memory location is called its **Address**.

The processor maintains a counter which contains the address of the next program instruction. This register is called the **Program Counter**. The processor updates the program counter by adding "1" to the counter each time it fetches an instruction, so that the program counter is always current (pointing to the next instruction).

The programmer therefore stores his instructions in numerically adjacent addresses, so that the lower addresses contain the first instructions to be executed and the higher addresses contain later instructions. The only time the programmer may violate this sequential rule is when an instruction in one section of memory is a **Jump** instruction to another section of memory.

A jump instruction contains the address of the instruction which is to follow it. The next instruction may be stored in any memory location, as long as the programmed jump specifies the correct address. During the execution of a jump instruction, the processor replaces the contents of its program counter with the address embodied in the Jump. Thus, the logical continuity of the program is maintained.

A special kind of program jump occurs when the stored program "Calls" a subroutine. In this kind of jump, the processor is required to "remember" the contents of the program counter at the time that the jump occurs. This enables the processor to resume execution of the main program when it is finished with the last instruction of the subroutine.

A **Subroutine** is a program within a program. Usually it is a general-purpose set of instructions that must be executed repeatedly in the course of a main program. Routines which calculate the square, the sine, or the logarithm of a program variable are good examples of functions often written as subroutines. Other examples might be programs designed for inputting or outputting data to a particular peripheral device.

The processor has a special way of handling subroutines, in order to insure an orderly return to the main program. When the processor receives a Call instruction, it increments the Program Counter and stores the counter's contents in a reserved memory area known as the **Stack**. The Stack thus saves the address of the instruction to be executed after the subroutine is completed. Then the processor loads the address specified in the Call into its Program Counter. The next instruction fetched will therefore be the first step of the subroutine.

The last instruction in any subroutine is a **Return**. Such an instruction need specify no address. When the processor fetches a Return instruction, it simply replaces the current contents of the Program Counter with the address on the top of the stack. This causes the processor to resume execution of the calling program at the point immediately following the original Call Instruction.

Subroutines are often **Nested**; that is, one subroutine will sometimes call a second subroutine. The second may call a third, and so on. This is perfectly acceptable, as long as the processor has enough capacity to store the necessary return addresses, and the logical provision for doing so. In other words, the maximum depth of nesting is determined by the depth of the stack itself. If the stack has space for storing three return addresses, then three levels of subroutines may be accommodated.

Processors have different ways of maintaining stacks. Some have facilities for the storage of return addresses built into the processor itself. Other processors use a reserved area of external memory as the stack and simply maintain a **Pointer** register which contains the address of the most recent stack entry. The external stack allows virtually unlimited subroutine nesting. In addition, if the processor provides instructions that cause the contents of the accumulator and other general purpose registers to be "pushed" onto the stack or "popped" off the stack via the address stored in the stack pointer, multi-level interrupt processing (described later in this chapter) is possible. The status of the processor (i.e., the contents of all the registers) can be saved in the stack when an interrupt is accepted and then restored after the interrupt has been serviced. This ability to save the processor's status at any given time is possible even if an interrupt service routine, itself, is interrupted.

Instruction Register and Decoder:

Every computer has a **Word Length** that is characteristic of that machine. A computer's word length is usually determined by the size of its internal storage elements and interconnecting paths (referred to as **Busses**); for example, a computer whose registers and busses can store and transfer 8 bits of information has a characteristic word length of 8-bits and is referred to as an 8-bit parallel processor. An eight-bit parallel processor generally finds it most efficient to deal with eight-bit binary fields, and the memory associated with such a processor is therefore organized to store eight bits in each addressable memory location. Data and instructions are stored in memory as eight-bit binary numbers, or as numbers that are integral multiples of eight bits: 16 bits, 24 bits, and so on. This characteristic eight-bit field is often referred to as a **Byte**.

Each operation that the processor can perform is identified by a unique byte of data known as an **Instruction**

Code or Operation Code An eight-bit word used as an instruction code can distinguish between 256 alternative actions, more than adequate for most processors.

The processor fetches an instruction in two distinct operations. First, the processor transmits the address in its Program Counter to the memory. Then the memory returns the addressed byte to the processor. The CPU stores this instruction byte in a register known as the **Instruction Register**, and uses it to direct activities during the remainder of the instruction execution.

The mechanism by which the processor translates an instruction code into specific processing actions requires more elaboration than we can here afford. The concept, however, should be intuitively clear to any logic designer. The eight bits stored in the instruction register can be decoded and used to selectively activate one of a number of output lines, in this case up to 256 lines. Each line represents a set of activities associated with execution of a particular instruction code. The enabled line can be combined with selected timing pulses, to develop electrical signals that can then be used to initiate specific actions. This translation of code into action is performed by the **Instruction Decoder** and by the associated control circuitry.

An eight-bit instruction code is often sufficient to specify a particular processing action. There are times, however, when execution of the instruction requires more information than eight bits can convey.

One example of this is when the instruction references a memory location. The basic instruction code identifies the operation to be performed, but cannot specify the object address as well. In a case like this, a two- or three-byte instruction must be used. Successive instruction bytes are stored in sequentially adjacent memory locations, and the processor performs two or three fetches in succession to obtain the full instruction. The first byte retrieved from memory is placed in the processor's instruction register, and subsequent bytes are placed in temporary storage; the processor then proceeds with the execution phase. Such an instruction is referred to as **Variable Length**.

Address Register(s):

A CPU may use a register or register-pair to hold the address of a memory location that is to be accessed for data. If the address register is **Programmable**, (i.e., if there are instructions that allow the programmer to alter the contents of the register) the program can "build" an address in the address register prior to executing a **Memory Reference** instruction (i.e., an instruction that reads data from memory, writes data to memory or operates on data stored in memory).

Arithmetic/Logic Unit (ALU):

All processors contain an arithmetic/logic unit, which is often referred to simply as the **ALU**. The ALU, as its name implies, is that portion of the CPU hardware which performs the arithmetic and logical operations on the binary data.

The ALU must contain an **Adder** which is capable of combining the contents of two registers in accordance with the logic of binary arithmetic. This provision permits the processor to perform arithmetic manipulations on the data it obtains from memory and from its other inputs.

Using only the basic adder a capable programmer can write routines which will subtract, multiply and divide, giving the machine complete arithmetic capabilities. In practice, however, most ALUs provide other built-in functions, including hardware subtraction, boolean logic operations, and shift capabilities.

The ALU contains **Flag Bits** which specify certain conditions that arise in the course of arithmetic and logical manipulations. Flags typically include **Carry, Zero, Sign,** and **Parity**. It is possible to program jumps which are conditionally dependent on the status of one or more flags Thus, for example, the program may be designed to jump to a special routine if the carry bit is set following an addition instruction

Control Circuitry:

The control circuitry is the primary functional unit within a CPU. Using clock inputs, the control circuitry maintains the proper sequence of events required for any processing task. After an instruction is fetched and decoded, the control circuitry issues the appropriate signals (to units both internal and external to the CPU) for initiating the proper processing action. Often the control circuitry will be capable of responding to external signals, such as an interrupt or wait request. An **Interrupt** request will cause the control circuitry to temporarily interrupt main program execution, jump to a special routine to service the interrupting device, then automatically return to the main program. A **Wait** request is often issued by a memory or I/O element that operates slower than the CPU. The control circuitry will idle the CPU until the memory or I/O port is ready with the data.

COMPUTER OPERATIONS

There are certain operations that are basic to almost any computer. A sound understanding of these basic operations is a necessary prerequisite to examining the specific operations of a particular computer.

Timing:

The activities of the central processor are cyclical. The processor fetches an instruction, performs the operations required, fetches the next instruction, and so on. This orderly sequence of events requires precise timing, and the CPU therefore requires a free running oscillator clock which furnishes the reference for all processor actions. The combined fetch and execution of a single instruction is referred to as an **Instruction Cycle**. The portion of a cycle identified

with a clearly defined activity is called a State. And the interval between pulses of the timing oscillator is referred to as a Clock Period. As a general rule, one or more clock periods are necessary for the completion of a state, and there are several states in a cycle.

Instruction Fetch:

The first state(s) of any instruction cycle will be dedicated to fetching the next instruction. The CPU issues a read signal and the contents of the program counter are sent to memory, which responds by returning the next instruction word. The first byte of the instruction is placed in the instruction register. If the instruction consists of more than one byte, additional states are required to fetch each byte of the instruction. When the entire instruction is present in the CPU, the program counter is incremented (in preparation for the next instruction fetch) and the instruction is decoded. The operation specified in the instruction will be executed in the remaining states of the instruction cycle. The instruction may call for a memory read or write, an input or output and/or an internal CPU operation, such as a register-to-register transfer or an add-registers operation.

Memory Read:

An instruction fetch is merely a special memory read operation that brings the instruction to the CPU's instruction register. The instruction fetched may then call for data to be read from memory into the CPU. The CPU again issues a read signal and sends the proper memory address; memory responds by returning the requested word. The data received is placed in the accumulator or one of the other general purpose registers (not the instruction register).

Memory Write:

A memory write operation is similar to a read except for the direction of data flow. The CPU issues a write signal, sends the proper memory address, then sends the data word to be written into the addressed memory location.

Wait (memory synchronization):

As previously stated, the activities of the processor are timed by a master clock oscillator. The clock period determines the timing of all processing activity.

The speed of the processing cycle, however, is limited by the memory's Access Time. Once the processor has sent a read address to memory, it cannot proceed until the memory has had time to respond. Most memories are capable of responding much faster than the processing cycle requires. A few, however, cannot supply the addressed byte within the minimum time established by the processor's clock.

Therefore a processor should contain a synchronization provision, which permits the memory to request a Wait state. When the memory receives a read or write enable signal, it places a request signal on the processor's READY line, causing the CPU to idle temporarily. After the memory has had time to respond, it frees the processor's READY line, and the instruction cycle proceeds.

Input/Output:

Input and Output operations are similar to memory read and write operations with the exception that a peripheral I/O device is addressed instead of a memory location. The CPU issues the appropriate input or output control signal, sends the proper device address and either receives the data being input or sends the data to be output.

Data can be input/output in either parallel or serial form. All data within a digital computer is represented in binary coded form. A binary data word consists of a group of bits; each bit is either a one or a zero. Parallel I/O consists of transferring all bits in the word at the same time, one bit per line. Serial I/O consists of transferring one bit at a time on a single line. Naturally serial I/O is much slower, but it requires considerably less hardware than does parallel I/O.

Interrupts:

Interrupt provisions are included on many central processors, as a means of improving the processor's efficiency. Consider the case of a computer that is processing a large volume of data, portions of which are to be output to a printer. The CPU can output a byte of data within a single machine cycle but it may take the printer the equivalent of many machine cycles to actually print the character specified by the data byte. The CPU could then remain idle waiting until the printer can accept the next data byte. If an interrupt capability is implemented on the computer, the CPU can output a data byte then return to data processing. When the printer is ready to accept the next data byte, it can request an interrupt. When the CPU acknowledges the interrupt, it suspends main program execution and automatically branches to a routine that will output the next data byte. After the byte is output, the CPU continues with main program execution. Note that this is, in principle, quite similar to a subroutine call, except that the jump is initiated externally rather than by the program.

More complex interrupt structures are possible, in which several interrupting devices share the same processor but have different priority levels. Interruptive processing is an important feature that enables maximum untilization of a processor's capacity for high system throughput.

Hold:

Another important feature that improves the throughput of a processor is the Hold. The hold provision enables Direct Memory Access (DMA) operations.

In ordinary input and output operations, the processor itself supervises the entire data transfer. Information to be placed in memory is transferred from the input device to the processor, and then from the processor to the designated memory location. In similar fashion, information that goes

from memory to output devices goes by way of the processor.

Some peripheral devices, however, are capable of transferring information to and from memory much faster than the processor itself can accomplish the transfer. If any appreciable quantity of data must be transferred to or from such a device, then **system throughput** will be increased by having the device accomplish the transfer directly. The processor must temporarily suspend its operation during such a transfer, to prevent conflicts that would arise if processor and peripheral device attempted to access memory simultaneously. It is for this reason that a **hold** provision is included on some processors.

CHAPTER 2
THE 8080 CENTRAL PROCESSOR UNIT

The 8080 is a complete 8-bit parallel, central processor unit (CPU) for use in general purpose digital computer systems. It is fabricated on a single LSI chip (see Figure 2-1). using Intel's n-channel silicon gate MOS process. The 8080 transfers data and internal state information via an 8-bit, bidirectional 3-state Data Bus (D_0-D_7). Memory and peripheral device addresses are transmitted over a separate 16-bit 3-state Address Bus (A_0-A_{15}). Six timing and control outputs (SYNC, DBIN, WAIT, $\overline{WR}$, HLDA and INTE) emanate from the 8080, while four control inputs (READY, HOLD, INT and RESET), four power inputs (+12v, +5v, -5v, and GND) and two clock inputs (ϕ_1 and ϕ_2) are accepted by the 8080.



Figure 2-1. 8080 Photomicrograph With Pin Designations

ARCHITECTURE OF THE 8080 CPU

The 8080 CPU consists of the following functional units:

- Register array and address logic
- Arithmetic and logic unit (ALU)
- Instruction register and control section
- Bi-directional, 3-state data bus buffer

Figure 2-2 illustrates the functional blocks within the 8080 CPU.

Registers:

The register section consists of a static RAM array organized into six 16-bit registers:

- Program counter (PC)
- Stack pointer (SP)
- Six 8-bit general purpose registers arranged in pairs, referred to as B,C; D,E; and H,L
- A temporary register pair called W,Z

The program counter maintains the memory address of the current program instruction and is incremented automatically during every instruction fetch. The stack pointer maintains the address of the next available stack location in memory. The stack pointer can be initialized to use any portion of read-write memory as a stack. The stack pointer is decremented when data is "pushed" onto the stack and incremented when data is "popped" off the stack (i.e., the stack grows "downward").

The six general purpose registers can be used either as single registers (8-bit) or as register pairs (16-bit). The temporary register pair, W,Z, is not program addressable and is only used for the internal execution of instructions.

Eight-bit data bytes can be transferred between the internal bus and the register array via the register-select multiplexer. Sixteen-bit transfers can proceed between the register array and the address latch or the incrementer/decrementer circuit. The address latch receives data from any of the three register pairs and drives the 16 address output buffers (A_0-A_{15}), as well as the incrementer/decrementer circuit. The incrementer/decrementer circuit receives data from the address latch and sends it to the register array. The 16-bit data can be incremented or decremented or simply transferred between registers.



Figure 2-2. 8080 CPU Functional Block Diagram

Arithmetic and Logic Unit (ALU):

The ALU contains the following registers:

- An 8-bit accumulator
- An 8-bit temporary accumulator (ACT)
- A 5-bit flag register: zero, carry, sign, parity and auxiliary carry
- An 8-bit temporary register (TMP)

Arithmetic, logical and rotate operations are performed in the ALU. The ALU is fed by the temporary register (TMP) and the temporary accumulator (ACT) and carry flip-flop. The result of the operation can be transferred to the internal bus or to the accumulator; the ALU also feeds the flag register.

The temporary register (TMP) receives information from the internal bus and can send all or portions of it to the ALU, the flag register and the internal bus.

The accumulator (ACC) can be loaded from the ALU and the internal bus and can transfer data to the temporary accumulator (ACT) and the internal bus. The contents of the accumulator (ACC) and the auxiliary carry flip-flop can be tested for decimal correction during the execution of the DAA instruction (see Chapter 4).

Instruction Register and Control:

During an instruction fetch, the first byte of an instruction (containing the OP code) is transferred from the internal bus to the 8-bit instruction register.

The contents of the instruction register are, in turn, available to the instruction decoder. The output of the decoder, combined with various timing signals, provides the control signals for the register array, ALU and data buffer blocks. In addition, the outputs from the instruction decoder and external control signals feed the timing and state control section which generates the state and cycle timing signals.

Data Bus Buffer:

This 8-bit bidirectional 3-state buffer is used to isolate the CPU's internal bus from the external data bus (D_0 through D_7). In the output mode, the internal bus content is loaded into an 8-bit latch that, in turn, drives the data bus output buffers. The output buffers are switched off during input or non-transfer operations.

During the input mode, data from the external data bus is transferred to the internal bus. The internal bus is precharged at the beginning of each internal state, except for the transfer state (T_3—described later in this chapter).

THE PROCESSOR CYCLE

An instruction cycle is defined as the time required to fetch and execute an instruction. During the fetch, a selected instruction (one, two or three bytes) is extracted from memory and deposited in the CPU's instruction register. During the execution phase, the instruction is decoded and translated into specific processing activities.

Every instruction cycle consists of one, two, three, four or five machine cycles. A machine cycle is required each time the CPU accesses memory or an I/O port. The fetch portion of an instruction cycle requires one machine cycle for each byte to be fetched. The duration of the execution portion of the instruction cycle depends on the kind of instruction that has been fetched. Some instructions do not require any machine cycles other than those necessary to fetch the instruction; other instructions, however, require additional machine cycles to write or read data to/from memory or I/O devices. The DAD instruction is an exception in that it requires two additional machine cycles to complete an internal register-pair add (see Chapter 4).

Each machine cycle consists of three, four or five states. A state is the smallest unit of processing activity and is defined as the interval between two successive positive-going transitions of the ϕ_1 driven clock pulse. The 8080 is driven by a two-phase clock oscillator. All processing activities are referred to the period of this clock. The two non-overlapping clock pulses, labeled ϕ_1 and ϕ_2, are furnished by external circuitry. It is the ϕ_1 clock pulse which divides each machine cycle into states. Timing logic within the 8080 uses the clock inputs to produce a SYNC pulse, which identifies the beginning of every machine cycle. The SYNC pulse is triggered by the low-to-high transition of ϕ_2, as shown in Figure 2-3.



*SYNC DOES NOT OCCUR IN THE SECOND AND THIRD MACHINE CYCLES OF A DAD INSTRUCTION SINCE THESE MACHINE CYCLES ARE USED FOR AN INTERNAL REGISTER-PAIR ADD

Figure 2-3. ϕ_1, ϕ_2 And SYNC Timing

There are three exceptions to the defined duration of a state. They are the WAIT state, the hold (HLDA) state and the halt (HLTA) state, described later in this chapter. Because the WAIT, the HLDA, and the HLTA states depend upon external events, they are by their nature of indeterminate length. Even these exceptional states, however, must

be synchronized with the pulses of the driving clock. Thus, the duration of all states are integral multiples of the clock period.

To summarize then, each clock period marks a state; three to five states constitute a machine cycle, and one to five machine cycles comprise an instruction cycle. A full instruction cycle requires anywhere from four to eighteen states for its completion, depending on the kind of instruction involved.

Machine Cycle Identification:

With the exception of the DAD instruction, there is just one consideration that determines how many machine cycles are required in any given instruction cycle: the number of times that the processor must reference a memory address or an addressable peripheral device, in order to fetch and execute the instruction. Like many processors, the 8080 is so constructed that it can transmit only one address per machine cycle. Thus, if the fetch and execution of an instruction requires two memory references, then the instruction cycle associated with that instruction consists of two machine cycles. If five such references are called for, then the instruction cycle contains five machine cycles.

Every instruction cycle has at least one reference to memory, during which the instruction is fetched. An instruction cycle must always have a fetch, even if the execution of the instruction requires no further references to memory. The first machine cycle in every instruction cycle is therefore a FETCH. Beyond that, there are no fast rules. It depends on the kind of instruction that is fetched.

Consider some examples. The add-register (ADD r) instruction is an instruction that requires only a single machine cycle (FETCH) for its completion. In this one-byte instruction, the contents of one of the CPU's six general purpose registers is added to the existing contents of the accumulator. Since all the information necessary to execute the command is contained in the eight bits of the instruction code, only one memory reference is necessary. Three states are used to extract the instruction from memory, and one additional state is used to accomplish the desired addition. The entire instruction cycle thus requires only one machine cycle that consists of four states, or four periods of the external clock.

Suppose now, however, that we wish to add the contents of a specific memory location to the existing contents of the accumulator (ADD M). Although this is quite similar in principle to the example just cited, several additional steps will be used. An extra machine cycle will be used, in order to address the desired memory location.

The actual sequence is as follows. First the processor extracts from memory the one-byte instruction word addressed by its program counter. This takes three states. The eight-bit instruction word obtained during the FETCH machine cycle is deposited in the CPU's instruction register and used to direct activities during the remainder of the instruction cycle. Next, the processor sends out, as an address, the contents of its H and L registers. The eight-bit data word returned during this MEMORY READ machine cycle is placed in a temporary register inside the 8080 CPU. By now three more clock periods (states) have elapsed. In the seventh and final state, the contents of the temporary register are added to those of the accumulator. Two machine cycles, consisting of seven states in all, complete the "ADD M" instruction cycle.

At the opposite extreme is the save H and L registers (SHLD) instruction, which requires five machine cycles. During an "SHLD" instruction cycle, the contents of the processor's H and L registers are deposited in two sequentially adjacent memory locations, the destination is indicated by two address bytes which are stored in the two memory locations immediately following the operation code byte. The following sequence of events occurs:

(1) A FETCH machine cycle, consisting of four states. During the first three states of this machine cycle, the processor fetches the instruction indicated by its program counter. The program counter is then incremented. The fourth state is used for internal instruction decoding.

(2) A MEMORY READ machine cycle, consisting of three states. During this machine cycle, the byte indicated by the program counter is read from memory and placed in the processor's Z register. The program counter is incremented again.

(3) Another MEMORY READ machine cycle, consisting of three states, in which the byte indicated by the processor's program counter is read from memory and placed in the W register. The program counter is incremented, in anticipation of the next instruction fetch.

(4) A MEMORY WRITE machine cycle, of three states, in which the contents of the L register are transferred to the memory location pointed to by the present contents of the W and Z registers. The state following the transfer is used to increment the W,Z register pair so that it indicates the next memory location to receive data.

(5) A MEMORY WRITE machine cycle, of three states, in which the contents of the H register are transferred to the new memory location pointed to by the W,Z register pair.

In summary, the "SHLD" instruction cycle contains five machine cycles and takes 16 states to execute.

Most instructions fall somewhere between the extremes typified by the "ADD r" and the "SHLD" instructions. The input (INP) and the output (OUT) instructions, for example, require three machine cycles: a FETCH, to obtain the instruction; a MEMORY READ, to obtain the address of the object peripheral; and an INPUT or an OUTPUT machine cycle, to complete the transfer.

While no one instruction cycle will consist of more then five machine cycles, the following ten different types of machine cycles may occur within an instruction cycle:

(1) FETCH (M1)
(2) MEMORY READ
(3) MEMORY WRITE
(4) STACK READ
(5) STACK WRITE
(6) INPUT
(7) OUTPUT
(8) INTERRUPT
(9) HALT
(10) HALT • INTERRUPT

The machine cycles that actually do occur in a particular instruction cycle depend upon the kind of instruction, with the overriding stipulation that the first machine cycle in any instruction cycle is always a FETCH.

The processor identifies the machine cycle in progress by transmitting an eight-bit status word during the first state of every machine cycle. Updated status information is presented on the 8080's data lines (D_0-D_7), during the SYNC interval. This data should be saved in latches, and used to develop control signals for external circuitry. Table 2-1 shows how the positive-true status information is distributed on the processor's data bus.

Status signals are provided principally for the control of external circuitry. Simplicity of interface, rather than machine cycle identification, dictates the logical definition of individual status bits. You will therefore observe that certain processor machine cycles are uniquely identified by a single status bit, but that others are not. The M_1 status bit (D_6), for example, unambiguously identifies a FETCH machine cycle. A STACK READ, on the other hand, is indicated by the coincidence of STACK and MEMR signals. Machine cycle identification data is also valuable in the test and de-bugging phases of system development. Table 2-1 lists the status bit outputs for each type of machine cycle.

State Transition Sequence:

Every machine cycle within an instruction cycle consists of three to five active states (referred to as T_1, T_2, T_3, T_4, T_5 or T_W). The actual number of states depends upon the instruction being executed, and on the particular machine cycle within the greater instruction cycle. The state transition diagram in Figure 2-4 shows how the 8080 proceeds from state to state in the course of a machine cycle. The diagram also shows how the READY, HOLD, and INTERRUPT lines are sampled during the machine cycle, and how the conditions on these lines may modify the basic transition sequence. In the present discussion, we are concerned only with the basic sequence and with the READY function. The HOLD and INTERRUPT functions will be discussed later.

The 8080 CPU does not directly indicate its internal state by transmitting a "state control" output during each state; instead, the 8080 supplies direct control output (INTE, HLDA, DBIN, $\overline{WR}$ and WAIT) for use by external circuitry.

Recall that the 8080 passes through at least three states in every machine cycle, with each state defined by successive low-to-high transitions of the ϕ_1 clock. Figure 2-5 shows the timing relationships in a typical FETCH machine cycle. Events that occur in each state are referenced to transitions of the ϕ_1 and ϕ_2 clock pulses.

The SYNC signal identifies the first state (T_1) in every machine cycle. As shown in Figure 2-5, the SYNC signal is related to the leading edge of the ϕ_2 clock. There is a delay (t_{DC}) between the low-to-high transition of ϕ_2 and the positive-going edge of the SYNC pulse. There also is a corresponding delay (also t_{DC}) between the next ϕ_2 pulse and the falling edge of the SYNC signal. Status information is displayed on D_0-D_7 during the same ϕ_2 to ϕ_2 interval. Switching of the status signals is likewise controlled by ϕ_2.

The rising edge of ϕ_2 during T_1 also loads the processor's address lines (A_0-A15). These lines become stable within a brief delay (t_{DA}) of the ϕ_2 clocking pulse, and they remain stable until the first ϕ_2 pulse after state T_3. This gives the processor ample time to read the data returned from memory.

Once the processor has sent an address to memory, there is an opportunity for the memory to request a WAIT. This it does by pulling the processor's READY line low, prior to the "Ready set-up" interval (t_{RS}) which occurs during the ϕ_2 pulse within state T_2 or T_W. As long as the READY line remains low, the processor will idle, giving the memory time to respond to the addressed data request. Refer to Figure 2-5.

The processor responds to a wait request by entering an alternative state (T_W) at the end of T_2, rather than proceeding directly to the T_3 state. Entry into the T_W state is indicated by a WAIT signal from the processor, acknowledging the memory's request. A low-to-high transition on the WAIT line is triggered by the rising edge of the ϕ_1 clock and occurs within a brief delay (t_{DC}) of the actual entry into the T_W state.

A wait period may be of indefinite duration. The processor remains in the waiting condition until its READY line again goes high. A READY indication must precede the falling edge of the ϕ_2 clock by a specified interval (t_{RS}), in order to guarantee an exit from the T_W state. The cycle may then proceed, beginning with the rising edge of the next ϕ_1 clock. A WAIT interval will therefore consist of an integral number of T_W states and will always be a muitiple of the clock period.

Instructions for the 8080 require from one to five machine cycles for complete execution. The 8080 sends out 8 bit of status information on the data bus at the beginning of each machine cycle (during SYNC time). The following table defines the status information

STATUS INFORMATION DEFINITION

Symbols	Data Bus Bit	Definition
INTA*	D_0	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart instruction onto the data bus when DBIN is active
$\overline{WO}$	D_1	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function ($\overline{WO}$ = 0). Otherwise, a READ memory or INPUT operation will be executed.
STACK	D_2	Indicates that the address bus holds the pushdown stack address from the Stack Pointer
HLTA	D_3	Acknowledge signal for HALT instruction
OUT	D_4	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when $\overline{WR}$ is active.
M_1	D_5	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction
INP*	D_6	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
MEMR*	D_7	Designates that the data bus will be used for memory read data.

*These three status bits can be used to control the flow of data onto the 8080 data bus





STATUS WORD CHART

TYPE OF MACHINE CYCLE

DATA BUS BIT	STATUS INFORMATION	INSTRUCTION FETCH	MEMORY READ	MEMORY WRITE	STACK READ	STACK WRITE	INPUT READ	OUTPUT WRITE	INTERRUPT ACKNOWLEDGE	HALT ACKNOWLEDGE	INTERRUPT ACKNOWLEDGE WHILE HALT
		(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)	(9)	(10)
D_0	INTA	0	0	0	0	0	0	0	1	0	1
D_1	$\overline{WO}$	1	1	0	1	0	1	0	1	1	1
D_2	STACK	0	0	0	1	1	0	0	0	0	0
D_3	HLTA	0	0	0	0	0	0	0	0	1	1
D_4	OUT	0	0	0	0	0	0	1	0	0	0
D_5	M_1	1	0	0	0	0	0	0	1	0	1
D_6	INP	0	0	0	0	0	1	0	0	0	0
D_7	MEMR	1	1	0	1	0	0	0	0	1	0

(N) STATUS WORD

Table 2-1. 8080 Status Bit Definitions



(1) INTE F/F IS RESET IF INTERNAL INT F/F IS SET
(2) INTERNAL INT F/F IS RESET IF INTE F/F IS RESET.
(3) SEE PAGE 2 13.

Figure 2-4. CPU State Transition Diagram

The events that take place during the T_3 state are determined by the kind of machine cycle in progress. In a FETCH machine cycle, the processor interprets the data on its data bus as an instruction. During a MEMORY READ or a STACK READ, data on this bus is interpreted as a data word. The processor outputs data on this bus during a MEMORY WRITE machine cycle. During I/O operations, the processor may either transmit or receive data, depending on whether an OUTPUT or an INPUT operation is involved.

Figure 2-6 illustrates the timing that is characteristic of a data input operation. As shown, the low-to-high transition of ϕ_2 during T_2 clears status information from the processor's data lines, preparing these lines for the receipt of incoming data. The data presented to the processor must have stabilized prior to both the "ϕ_1—data set-up" interval (t_{DS1}), that precedes the falling edge of the ϕ_1 pulse defining state T_3, and the "ϕ_2—data set-up" interval (t_{DS2}), that precedes the rising edge of ϕ_2 in state T_3. This same data must remain stable during the "data hold" interval (t_{DH}) that occurs following the rising edge of the ϕ_2 pulse. Data placed on these lines by memory or by other external devices will be sampled during T_3.

During the input of data to the processor, the 8080 generates a DBIN signal which should be used externally to enable the transfer. Machine cycles in which DBIN is available include: FETCH, MEMORY READ, STACK READ, and INTERRUPT. DBIN is initiated by the rising edge of ϕ_2 during state T2 and terminated by the corresponding edge of ϕ_2 during T_3. Any T_W phases intervening between T_2 and T_3 will therefore extend DBIN by one or more clock periods.

Figure 2-7 shows the timing of a machine cycle in which the processor outputs data. Output data may be destined either for memory or for peripherals. The rising edge of ϕ_2 within state T_2 clears status information from the CPU's data lines, and loads in the data which is to be output to external devices. This substitution takes place within the



NOTE: (N) Refer to Status Word Chart on Page 2-6.

Figure 2-5. Basic 8080 Instruction Cycle



NOTE (N) Refer to Status Word Chart on Page 2-6.

Figure 2-6. Input Instruction Cycle



NOTE. (N) Refer to Status Word Chart on Page 2-6.

Figure 2-7. Output Instruction Cycle

"data output delay" interval (t_{DD}) following the ϕ_2 clock's leading edge. Data on the bus remains stable throughout the remainder of the machine cycle, until replaced by updated status information in the subsequent T_1 state. Observe that a READY signal is necessary for completion of an OUTPUT machine cycle. Unless such an indication is present, the processor enters the T_W state, following the T_2 state. Data on the output lines remains stable in the interim, and the processing cycle will not proceed until the READY line again goes high.

The 8080 CPU generates a $\overline{WR}$ output for the synchronization of external transfers, during those machine cycles in which the processor outputs data. These include MEMORY WRITE, STACK WRITE, and OUTPUT. The negative-going leading edge of $\overline{WR}$ is referenced to the rising edge of the first ϕ_1 clock pulse following T_2, and occurs within a brief delay (t_{DC}) of that event. $\overline{WR}$ remains low until re-triggered by the leading edge of ϕ_1 during the state following T_3. Note that any T_W states intervening between T_2 and T_3 of the output machine cycle will necessarily extend $\overline{WR}$, in much the same way that DBIN is affected during data input operations.

All processor machine cycles consist of at least three states: T_1, T_2, and T_3 as just described. If the processor has to wait for a response from the peripheral or memory with which it is communicating, then the machine cycle may also contain one or more T_W states. During the three basic states, data is transferred to or from the processor.

After the T_3 state, however, it becomes difficult to generalize. T_4 and T_5 states are available, if the execution of a particular instruction requires them. But not all machine cycles make use of these states. It depends upon the kind of instruction being executed, and on the particular machine cycle within the instruction cycle. The processor will terminate any machine cycle as soon as its processing activities are completed, rather than proceeding through the T_4 and T_5 states every time. Thus the 8080 may exit a machine cycle following the T_3, the T_4, or the T_5 state and proceed directly to the T_1 state of the next machine cycle.

STATE	ASSOCIATED ACTIVITIES
T_1	A memory address or I/O device number is placed on the Address Bus (A_{15-0}); status information is placed on Data Bus (D_{7-0}).
T_2	The CPU samples the READY and HOLD inputs and checks for halt instruction.
TW (optional)	Processor enters wait state if READY is low or if HALT instruction has been executed.
T3	An instruction byte (FETCH machine cycle), data byte (MEMORY READ, STACK READ) or interrupt instruction (INTERRUPT machine cycle) is input to the CPU from the Data Bus; or a data byte (MEMORY WRITE, STACK WRITE or OUTPUT machine cycle) is output onto the data bus.
T4 T5 (optional)	States T_4 and T_5 are available if the execution of a particular instruction requires them; if not, the CPU may skip one or both of them. T_4 and T_5 are only used for internal processor operations.

Table 2-2. State Definitions

INTERRUPT SEQUENCES

The 8080 has the built-in capacity to handle external interrupt requests. A peripheral device can initiate an interrupt simply by driving the processor's interrupt (INT) line high.

The interrupt (INT) input is asynchronous, and a request may therefore originate at any time during any instruction cycle. Internal logic re-clocks the external request, so that a proper correspondence with the driving clock is established. As Figure 2-8 shows, an interrupt request (INT) arriving during the time that the interrupt enable line (INTE) is high, acts in coincidence with the $\phi 2$ clock to set the internal interrupt latch. This event takes place during the last state of the instruction cycle in which the request occurs, thus ensuring that any instruction in progress is completed before the interrupt can be processed.

The INTERRUPT machine cycle which follows the arrival of an enabled interrupt request resembles an ordinary FETCH machine cycle in most respects. The M_1 status bit is transmitted as usual during the SYNC interval. It is accompanied, however, by an INTA status bit (D_0) which acknowledges the external request. The contents of the program counter are latched onto the CPU's address lines during T_1, but the counter itself is not incremented during the INTERRUPT machine cycle, as it otherwise would be. In this way, the pre-interrupt status of the program counter is preserved, so that data in the counter may be restored by the interrupted program after the interrupt request has been processed.

The interrupt cycle is otherwise indistinguishable from an ordinary FETCH machine cycle. The processor itself takes no further special action. It is the responsibility of the peripheral logic to see that an eight-bit interrupt instruction is "jammed" onto the processor's data bus during state T_3. In a typical system, this means that the data-in bus from memory must be temporarily disconnected from the processor's main data bus, so that the interrupting device can command the main bus without interference.

The 8080's instruction set provides a special one-byte call which facilitates the processing of interrupts (the ordinary program Call takes three bytes). This is the RESTART instruction (RST). A variable three-bit field embedded in the eight-bit field of the RST enables the interrupting device to direct a Call to one of eight fixed memory locations. The decimal addresses of these dedicated locations are: 0, 8, 16, 24, 32, 40, 48, and 56. Any of these addresses may be used to store the first instruction(s) of a routine designed to service the requirements of an interrupting device. Since the (RST) is a call, completion of the instruction also stores the old program counter contents on the STACK.



NOTE: (N) Refer to Status Word Chart on Page 2-6.

Figure 2-8. Interrupt Timing



Figure 2-9. HOLD Operation (Read Mode)



Figure 2-10. HOLD Operation (Write Mode)

HOLD SEQUENCES

The 8080A CPU contains provisions for Direct Memory Access (DMA) operations. By applying a HOLD to the appropriate control pin on the processor, an external device can cause the CPU to suspend its normal operations and relinquish control of the address and data busses. The processor responds to a request of this kind by floating its address to other devices sharing the busses. At the same time, the processor acknowledges the HOLD by placing a high on its HLDA outpin pin. During an acknowledged HOLD, the address and data busses are under control of the peripheral which originated the request, enabling it to conduct memory transfers without processor intervention.

Like the interrupt, the HOLD input is synchronized internally. A HOLD signal must be stable prior to the "Hold set-up" interval (t_{HS}), that precedes the rising edge of ϕ_2.

Figures 2-9 and 2-10 illustrate the timing involved in HOLD operations. Note the delay between the asynchronous HOLD REQUEST and the re-clocked HOLD. As shown in the diagram, a coincidence of the READY, the HOLD, and the ϕ_2 clocks sets the internal hold latch. Setting the latch enables the subsequent rising edge of the ϕ_1 clock pulse to trigger the HLDA output.

Acknowledgement of the HOLD REQUEST precedes slightly the actual floating of the processor's address and data lines. The processor acknowledges a HOLD at the beginning of T_3, if a read or an input machine cycle is in progress (see Figure 2-9). Otherwise, acknowledgement is deferred until the beginning of the state following T_3 (see Figure 2-10). In both cases, however, the HLDA goes high within a specified delay (t_{DC}) of the rising edge of the selected ϕ_1 clock pulse. Address and data lines are floated within a brief delay after the rising edge of the next ϕ_2 clock pulse. This relationship is also shown in the diagrams.

To all outward appearances, the processor has suspended its operations once the address and data busses are floated. Internally, however, certain functions may continue. If a HOLD REQUEST is acknowledged at T_3, and if the processor is in the middle of a machine cycle which requires four or more states to complete, the CPU proceeds through T_4 and T_5 before coming to a rest. Not until the end of the machine cycle is reached will processing activities cease. Internal processing is thus permitted to overlap the external DMA transfer, improving both the efficiency and the speed of the entire system.

The processor exits the holding state through a sequence similar to that by which it entered. A HOLD REQUEST is terminated asynchronously when the external device has completed its data transfer. The HLDA output returns to a low level following the leading edge of the next ϕ_1 clock pulse. Normal processing resumes with the machine cycle following the last cycle that was executed.

HALT SEQUENCES

When a halt instruction (HLT) is executed, the CPU enters the halt state (T_{WH}) after state T_2 of the next machine cycle, as shown in Figure 2-11. There are only three ways in which the 8080 can exit the halt state:

- A high on the RESET line will always reset the 8080 to state T_1, RESET also clears the program counter.
- A HOLD input will cause the 8080 to enter the hold state, as previously described. When the HOLD line goes low, the 8080 re-enters the halt state on the rising edge of the next ϕ_1 clock pulse
- An interrupt (i.e., INT goes high while INTE is enabled) will cause the 8080 to exit the Halt state and enter state T_1 on the rising edge of the next ϕ_1 clock pulse. NOTE. The interrupt enable (INTE) flag must be set when the halt state is entered; otherwise, the 8080 will only be able to exit via a RESET signal.

Figure 2-12 illustrates halt sequencing in flow chart form.

START-UP OF THE 8080 CPU

When power is applied initially to the 8080, the processor begins operating immediately. The contents of its program counter, stack pointer, and the other working registers are naturally subject to random factors and cannot be specified. For this reason, it will be necessary to begin the power-up sequence with RESET.

An external RESET signal of three clock period duration (minimum) restores the processor's internal program counter to zero. Program execution thus begins with memory location zero, following a RESET. Systems which require the processor to wait for an explicit start-up signal will store a halt instruction (EI, HLT) in the first two locations. A manual or an automatic INTERRUPT will be used for starting. In other systems, the processor may begin executing its stored program immediately. Note, however, that the RESET has no effect on status flags, or on any of the processor's working registers (accumulator, registers, or stack pointer). The contents of these registers remain indeterminate, until initialized explicitly by the program.



Figure 2-11. HALT Timing



Figure 2-12. HALT Sequence Flow Chart.



Figure 2-13. Reset.



Figure 2-14. Relation between HOLD and INT in the HALT State.

MNEMONIC	OP CODE		M1[1]					M2		
	$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	T1	T2[2]	T3	T4	T5	T1	T2[2]	
MOV r1, r2	0 1 D D	D S S S	PC OUT STATUS	PC = PC + 1	INST→TMP/IR	(SSS)→TMP	(TMP)→DDD			
MOV r, M	0 1 D D	D 1 1 0				X[3]		HL OUT STATUS[6]	DATA → DDD	
MOV M, r	0 1 1 1	0 S S S				(SSS)→TMP		HL OUT STATUS[7]	(TMP) → DATA BUS	
SPHL	1 1 1 1	1 0 0 1				(HL) → SP				
MVI r, data	0 0 D D	D 1 1 0				X		PC OUT STATUS[6]	B2 → DDD	
MVI M, data	0 0 1 1	0 1 1 0				X			B2 → TMP	
LXI rp, data	0 0 R P	0 0 0 1				X			PC = PC + 1 B2 → r1	
LDA addr	0 0 1 1	1 0 1 0				X			PC = PC + 1 B2 → Z	
STA addr	0 0 1 1	0 0 1 0				X			PC = PC + 1 B2 → Z	
LHLD addr	0 0 1 0	1 0 1 0				X			PC = PC + 1 B2 → Z	
SHLD addr	0 0 1 0	0 0 1 0				X		PC OUT STATUS[6]	PC = PC + 1 B2 → Z	
LDAX rp[4]	0 0 R P	1 0 1 0				X		rp OUT STATUS[6]	DATA → A	
STAX rp[4]	0 0 R P	0 0 1 0				X		rp OUT STATUS[7]	(A) → DATA BUS	
XCHG	1 1 1 0	1 0 1 1				(HL)←→(DE)				
ADD r	1 0 0 0	0 S S S				(SSS)→TMP (A)→ACT		[9]	(ACT)+(TMP)→A	
ADD M	1 0 0 0	0 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA → TMP	
ADI data	1 1 0 0	0 1 1 0				(A)→ACT		PC OUT STATUS[6]	PC = PC + 1 B2 → TMP	
ADC r	1 0 0 0	1 S S S				(SSS) →TMP (A)→ACT		[9]	(ACT) + (TMP) +CY→A	
ADC M	1 0 0 0	1 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA → TMP	
ACI data	1 1 0 0	1 1 1 0				(A)→ACT		PC OUT STATUS[6]	PC = PC + 1 B2 → TMP	
SUB r	1 0 0 1	0 S S S				(SSS)→TMP (A)→ACT		[9]	(ACT)-(TMP)→A	
SUB M	1 0 0 1	0 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA → TMP	
SUI data	1 1 0 1	0 1 1 0				(A)→ACT		PC OUT STATUS[6]	PC = PC + 1 B2 → TMP	
SBB r	1 0 0 1	1 S S S				(SSS)→TMP (A)→ACT		[9]	(ACT)-(TMP)-CY→A	
SBB M	1 0 0 1	1 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA → TMP	
SBI data	1 1 0 1	1 1 1 0				(A)→ACT		PC OUT STATUS[6]	PC = PC + 1 B2 → TMP	
INR r	0 0 D D	D 1 0 0				(DDD)→TMP (TMP) + 1→ALU	ALU→DDD			
INR M	0 0 1 1	0 1 0 0				X		HL OUT STATUS[6]	DATA → TMP (TMP)+1 → ALU	
DCR r	0 0 D D	D 1 0 1				(DDD)→TMP (TMP)+1→ALU	ALU→DDD			
DCR M	0 0 1 1	0 1 0 1				X		HL OUT STATUS[6]	DATA → TMP (TMP)-1 → ALU	
INX rp	0 0 R P	0 0 1 1				(RP) + 1 → RP				
DCX rp	0 0 R P	1 0 1 1				(RP) - 1 → RP				
DAD rp[8]	0 0 R P	1 0 0 1				X		(rl)→ACT	(L)→TMP, (ACT)+(TMP)→ALU	ALU→L, CY
DAA	0 0 1 0	0 1 1 1				DAA→A, FLAGS[10]				
ANA r	1 0 1 0	0 S S S				(SSS)→TMP (A)→ACT		[9]	(ACT)+(TMP)→A	
ANA M	1 0 1 0	0 1 1 0	PC OUT STATUS	PC = PC + 1	INST→TMP/IR	(A)→ACT		HL OUT STATUS[6]	DATA → TMP	

M3			M4			M5				
T1	T2[2]	T3	T1	T2[2]	T3	T1	T2[2]	T3	T4	T5
HL OUT STATUS[7]		(TMP) → DATA BUS								
PC OUT STATUS[6]	PC = PC + 1	B3 → rh								
	PC = PC + 1	B3 → W	WZ OUT STATUS[6]	DATA → A						
	PC = PC + 1	B3 → W	WZ OUT STATUS[7]	(A) → DATA BUS						
	PC = PC + 1	B3 → W	WZ OUT STATUS[6]	DATA → L WZ = WZ + 1		WZ OUT STATUS[6]	DATA → H			
PC OUT STATUS[6]	PC = PC + 1	B3 → W	WZ OUT STATUS[7]	(L) → DATA BUS WZ = WZ + 1		WZ OUT STATUS[7]	(H) → DATA BUS			
[9]	(ACT)+(TMP)→A									
[9]	(ACT)+(TMP)→A									
[9]	(ACT)+(TMP)+CY→A									
[9]	(ACT)+(TMP)+CY→A									
[9]	(ACT)-(TMP)→A									
[9]	(ACT)-(TMP)→A									
[9]	(ACT)-(TMP)-CY→A									
[9]	(ACT)-(TMP)-CY→A									
HL OUT STATUS[7]		ALU → DATA BUS								
HL OUT STATUS[7]		ALU → DATA BUS								
(rh)→ACT	(H)→TMP (ACT)+(TMP)+CY→ALU	ALU→H, CY								
[9]	(ACT)+(TMP)→A									

MNEMONIC	OP CODE		M1[1]					M2		
	$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	T1	T2[2]	T3	T4	T5	T1	T2[2]	T3
ANI data	1 1 1 0	0 1 1 0	PC OUT STATUS	PC ← PC + 1	INST→TMP/IR	(A)→ACT		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→TMP
XRA r	1 0 1 0	1 S S S				(A)→ACT (SSS)→TMP		[9]	(ACT)+(TMP)→A	
XRA M	1 0 1 0	1 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA →	→TMP
XRI data	1 1 1 0	1 1 1 0				(A)→ACT		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→TMP
ORA r	1 0 1 1	0 S S S				(A)→ACT (SSS)→TMP		[9]	(ACT)+(TMP)→A	
ORA M	1 0 1 1	0 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA →	→TMP
ORI data	1 1 1 1	0 1 1 0				(A)→ACT		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→TMP
CMP r	1 0 1 1	1 S S S				(A)→ACT (SSS)→TMP		[9]	(ACT)-(TMP), FLAGS	
CMP M	1 0 1 1	1 1 1 0				(A)→ACT		HL OUT STATUS[6]	DATA →	→TMP
CPI data	1 1 1 1	1 1 1 0				(A)→ACT		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→TMP
RLC	0 0 0 0	0 1 1 1				(A)→ALU ROTATE		[9]	ALU→A CY	
RRC	0 0 0 0	1 1 1 1				(A)→ALU ROTATE		[9]	ALU→A CY	
RAL	0 0 0 1	0 1 1 1				(A), CY→ALU ROTATE		[9]	ALU→A CY	
RAR	0 0 0 1	1 1 1 1				(A) CY→ALU ROTATE		[9]	ALU→A CY	
CMA	0 0 1 0	1 1 1 1				$(\bar{A})$→A				
CMC	0 0 1 1	1 1 1 1				$\overline{CY}$→CY				
STC	0 0 1 1	0 1 1 1				1→CY				
JMP addr	1 1 0 0	0 0 1 1				X		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→Z
J cond addr[17]	1 1 C C	C 0 1 0				JUDGE CONDITION		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→Z
CALL addr	1 1 0 0	1 1 0 1				SP ← SP - 1		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→Z
C cond addr[17]	1 1 C C	C 1 0 0				JUDGE CONDITION IF TRUE, SP ← SP - 1		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→Z
RET	1 1 0 0	1 0 0 1				X		SP OUT STATUS[15]	SP ← SP + 1 DATA →	→Z
R cond addr[17]	1 1 C C	C 0 0 0			INST→TMP/IR	JUDGE CONDITION[14]		SP OUT STATUS[15]	SP ← SP + 1 DATA →	→Z
RST n	1 1 N N	N 1 1 1			ϕ→W INST→TMP/IR	SP ← SP - 1		SP OUT STATUS[16]	SP ← SP - 1 (PCH) →	→DATA BUS
PCHL	1 1 1 0	1 0 0 1			INST→TMP/IR	(HL) → PC				
PUSH rp	1 1 R P	0 1 0 1				SP ← SP - 1		SP OUT STATUS[16]	SP ← SP - 1 (rh) →	→DATA BUS
PUSH PSW	1 1 1 1	0 1 0 1				SP ← SP - 1		SP OUT STATUS[16]	SP ← SP - 1 (A) →	→DATA BUS
POP rp	1 1 R P	0 0 0 1				X		SP OUT STATUS[15]	SP ← SP + 1 DATA →	→rl
POP PSW	1 1 1 1	0 0 0 1				X		SP OUT STATUS[15]	SP ← SP + 1 DATA →	→FLAGS
XTHL	1 1 1 0	0 0 1 1				X		SP OUT STATUS[15]	SP ← SP + 1 DATA →	→Z
IN port	1 1 0 1	1 0 1 1				X		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→Z, W
OUT port	1 1 0 1	0 0 1 1				X		PC OUT STATUS[6]	PC ← PC + 1 B2 →	→Z, W
EI	1 1 1 1	1 0 1 1				SET INTE F/F				
DI	1 1 1 1	0 0 1 1				RESET INTE F/F				
HLT	0 1 1 1	0 1 1 0				X		PC OUT STATUS	HALT MODE[20]	
NOP	0 0 0 0	0 0 0 0	PC OUT STATUS	PC ← PC + 1	INST→TMP/IR	X				

M3			M4			M5						
T1	T2[2]	T3	T1	T2[2]	T3	T1	T2[2]	T3	T4	T5		
	(ACT)+(TMP)→A											
	(ACT)+(TMP)→A											
	(ACT)+(TMP)→A											
	(ACT)+(TMP)→A											
	(ACT)+(TMP)→A											
	(ACT)-(TMP), FLAGS											
	(ACT)-(TMP), FLAGS											
PC OUT STATUS[6]	PC = PC + 1 B3 → W										WZ OUT STATUS[11]	(WZ) + 1 → PC
PC OUT STATUS[6]	PC = PC + 1 B3 → W										WZ OUT STATUS[11,12]	(WZ) + 1 → PC
PC OUT STATUS[6]	PC = PC + 1 B3 → W		SP OUT STATUS[16]	(PCH) → DATA BUS SP = SP - 1		SP OUT STATUS[16]	(PCL) → DATA BUS				WZ OUT STATUS[11]	(WZ) + 1 → PC
PC OUT STATUS[6]	PC = PC + 1 B3 → W[13]		SP OUT STATUS[16]	(PCH) → DATA BUS SP = SP - 1		SP OUT STATUS[16]	(PCL) → DATA BUS				WZ OUT STATUS[11,12]	(WZ) + 1 → PC
SP OUT STATUS[15]	SP = SP + 1 DATA → W										WZ OUT STATUS[11]	(WZ) + 1 → PC
SP OUT STATUS[15]	SP = SP + 1 DATA → W										WZ OUT STATUS[11,12]	(WZ) + 1 → PC
SP OUT STATUS[16]	(TMP = 00NNN000) → Z (PCL) → DATA BUS										WZ OUT STATUS[11]	(WZ) + 1 → PC
SP OUT STATUS[16]	(rl) → DATA BUS											
SP OUT STATUS[16]	FLAGS → DATA BUS											
SP OUT STATUS[15]	SP = SP + 1 DATA → rh											
SP OUT STATUS[15]	SP = SP + 1 DATA → A											
SP OUT STATUS[15]	DATA → W		SP OUT STATUS[16]	(H) → DATA BUS		SP OUT STATUS[16]	(L) → DATA BUS		(WZ) → HL			
WZ OUT STATUS[18]	DATA → A											
WZ OUT STATUS[18]	(A) → DATA BUS											

NOTES:

1. The first memory cycle (M1) is always an instruction fetch; the first (or only) byte, containing the op code, is fetched during this cycle.

2. If the READY input from memory is not high during T2 of each memory cycle, the processor will enter a wait state (TW) until READY is sampled as high.

3. States T4 and T5 are present, as required, for operations which are completely internal to the CPU. The contents of the internal bus during T4 and T5 are available at the data bus; this is designed for testing purposes only. An "X" denotes that the state is present, but is only used for such internal operations as instruction decoding.

4. Only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.

5. These states are skipped.

6. Memory read sub-cycles; an instruction or data word will be read.

7. Memory write sub-cycle.

8. The READY signal is not required during the second and third sub-cycles (M2 and M3). The HOLD signal is accepted during M2 and M3. The SYNC signal is not generated during M2 and M3. During the execution of DAD, M2 and M3 are required for an internal register-pair add; memory is not referenced.

9. The results of these arithmetic, logical or rotate instructions are not moved into the accumulator (A) until state T2 of the next instruction cycle. That is, A is loaded while the next instruction is being fetched; this overlapping of operations allows for faster processing.

10. If the value of the least significant 4-bits of the accumulator is greater than 9 or if the auxiliary carry bit is set, 6 is added to the accumulator. If the value of the most significant 4-bits of the accumulator is now greater than 9, or if the carry bit is set, 6 is added to the most significant 4-bits of the accumulator.

11. This represents the first sub-cycle (the instruction fetch) of the next instruction cycle.

12. If the condition was met, the contents of the register pair WZ are output on the address lines ($A_{0\text{-}15}$) instead of the contents of the program counter (PC).

13. If the condition was not met, sub-cycles M4 and M5 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the next instruction cycle.

14. If the condition was not met, sub-cycles M2 and M3 are skipped; the processor instead proceeds immediately to the instruction fetch (M1) of the next instruction cycle.

15. Stack read sub-cycle.

16. Stack write sub-cycle.

17.

CONDITION	CCC
NZ – not zero (Z = 0)	000
Z – zero (Z = 1)	001
NC – no carry (CY = 0)	010
C – carry (CY = 1)	011
PO – parity odd (P = 0)	100
PE – parity even (P = 1)	101
P – plus (S = 0)	110
M – minus (S = 1)	111

18. I/O sub-cycle: the I/O port's 8-bit select code is duplicated on address lines 0-7 ($A_{0\text{-}7}$) and 8-15 ($A_{8\text{-}15}$).

19. Output sub-cycle.

20. The processor will remain idle in the halt state until an interrupt, a reset or a hold is accepted. When a hold request is accepted, the CPU enters the hold mode; after hold mode is terminated, the processor returns to the halt state. After a reset is accepted, the processor begins execution at memory location zero. After an interrupt is accepted, the processor executes the instruction forced onto the data bus (usually a restart instruction).

SSS or DDD	Value	rp	Value
A	111	B	00
B	000	D	01
C	001	H	10
D	010	SP	11
E	011		
H	100		
L	101		

CHAPTER 4
PROGRAMMING TECHNIQUES

This section describes some techniques other than macros which may be of help to the programmer.

BRANCH TABLES PSEUDO-SUBROUTINE

Suppose a program consists of several separate routines, any of which may be executed depending upon some initial condition (such as a number passed in a register). One way to code this would be to check each condition sequentially and branch to the routines accordingly as follows:

```
CONDITION = CONDITION 1?
IF YES BRANCH TO ROUTINE 1
CONDITION = CONDITION 2?
IF YES BRANCH TO ROUTINE 2
          .
          .
          .
BRANCH TO ROUTINE N
```

A sequence as above is inefficient, and can be improved by using a branch table.

The logic at the beginning of the branch table program computes a pointer into the branch table. The branch table itself consists of a list of starting addresses for the routines to be branched to. Using the pointer, the branch table program loads the selected routine's starting address into the address bytes of a jump instruction, then executes the jump. For example, consider a program that executes one of eight routines depending on which bit of the accumulator is set.

Jump to routine 1 if the accumulator holds						00000001
"	"	"	2	"	"	00000010
"	"	"	3	"	"	00000100
"	"	"	4	"	"	00001000
"	"	"	5	"	"	00010000
"	"	"	6	"	"	00100000
"	"	"	7	"	"	01000000
"	"	"	8	"	"	10000000

A program that provides the above logic is given at the end of this section. The program is termed a "pseudo-subroutine" because it is treated as a subroutine by the programmer (i.e., it appears just once in memory), but it is entered via a regular JUMP instruction rather than via a CALL instruction. This is possible because the branch routine controls subsequent execution, and will never return to the instruction following the call:



```
Label    Code    Operand
START:   LXI     H, BTBL  , Registers H and L will
                          , point to branch table.
GTBIT:   RAR
         JC      GETAD
         INX     H        , (H,L)=(H,L)+2 to
         INX     H        , point to next address
                          , in branch table.
         JMP     GTBIT
GETAD:   MOV     E,M      ; A one bit was found.
         INX     H        ; Get address in D and
                          , E.
         MOV     D,M
         XCHG             ; Exchange D and E
                          ; with H and L.
         PCHL             , Jump to routine
                          ; address.
         ____
         ____
         ____
BTBL.    DW      ROUT1    ; Branch table. Each
         DW      ROUT2    ; entry is a two-byte
                          , address
         DW      ROUT3    ; held least significant
         DW      ROUT4    , byte first.
         DW      ROUT5
         DW      ROUT6
         DW      ROUT7
         DW      ROUT8
```

The control routine at START uses the H and L registers as a pointer into the branch table (BTBL) corresponding to the bit of the accumulator that is set. The routine at GETAD then transfers the address held in the corresponding branch table entry to the H and L registers via the D and E registers, and then uses a PCHL instruction, thus transferring control to the selected routine.

SUBROUTINES

Frequently, a group of instructions must be repeated many times in a program. As we have seen in Chapter 3, it is sometimes helpful to define a macro to produce these groups. If a macro becomes too lengthy or must be repeated many times, however, better economy can be obtained by using subroutines.

A subroutine is coded like any other group of assembly language statements, and is referred to by its name, which is the label of the first instruction. The programmer references a subroutine by writing its name in the operand field of a CALL instruction. When the CALL is executed, the address of the next sequential instruction after the CALL is pushed onto the stack (see the section on the Stack Pointer in Chapter 1), and program execution proceeds with the first instruction of the subroutine. When the subroutine has completed its work, a RETURN instruction is executed, which causes the top address in the stack to be popped into the program counter, causing program execution to continue with the instruction following the CALL. Thus, one copy of a subroutine may be called from many different points in memory, preventing duplication of code.

Example:

Subroutine MINC increments a 16-bit number held least-significant-byte first in two consecutive memory locations, and then returns to the instruction following the last CALL statement executed. The address of the number to be incremented is passed in the H and L registers.

```
Label    Code    Operand      Comment
MINC:    INR     M      ; Increment low-order byte
         RNZ            , If non-zero, return to
                        ; calling routine
         INX     H      ; Address high-order byte
         INR     M      ; Increment high-order byte
         RET            ; Return unconditionally
```

Assume MINC appears in the following program:



When the first call is executed, address 2C03H is pushed onto the stack indicated by the stack pointer, and control is transferred to 3C00H. Execution of either RETURN statement in MINC will cause the top entry to be popped off the stack into the program counter, causing execution to continue at 2C03H (since the CALL statement is three bytes long).



When the second call is executed, address 2EF3H is pushed onto the stack, and control is again transferred to MINC. This time, either RETURN instruction will cause execution to resume at 2EF3H.

Note that MINC could have called another subroutine during its execution, causing another address to be pushed onto the stack. This can occur as many times as necessary, limited only by the size of memory available for the stack.

Note also that any subroutine could push data onto the stack for temporary ssorage without affecting the call and return sequences as long as the same amount of data is popped off the stack before executing a RETURN statement.

Transferring Data To Subroutines

A subroutine often requires data to perform its operations. In the simplest case, this data may be transferred in one or more registers. Subroutine MINC in the last section, for example, receives the memory address which it requires in the H and L registers

Sometimes it is more convenient and economical to let the subroutine load its own registers One way to do this is to place a list of the required data (called a parameter list) in some data area of memory, and pass the address of this list to the subroutine in the H and L registers.

For example, the subroutine ADSUB expects the address of a three-byte parameter list in the H and L registers. It adds the first and second bytes of the list, and stores the result in the third byte of the list

```
Label   Code    Operand      Comment
        LXI     H, PLIST ; Load H and L with
                         ; addresses of the param-
                         ; eter list
        CALL    ADSUB    ; Call the subroutine
RET1:   ------
        ------
PLIST:  DB      6        ; First number to be added
        DB      8        , Second number to be
                         ; added
        DS      1        ; Result will be stored here
        LXI     H, LIST2 ; Load H and L registers
        CALL    ADSUB    , for another call to ADSUB
RET2:   ------
        ------
LIST2:  DB      10
        DB      35
        DS      1
        ----
ADSUB:  MOV     A, M     ; Get first parameter
        INX     H        , Increment memory
                         , address
        MOV     B, M     , Get second parameter
        ADD     B        , Add first to second
        INX     H        , Increment memory
                         , address
        MOV     M, A     , Store result at third
                         , parameter store
        RET              ; Return unconditionally
```

The first time ADSUB is called, it loads the A and B registers from PLIST and PLIST+1 respectively, adds them, and stores the result in PLIST+2. Return is then made to the instruction at RET1.

First call to ADSUB:



The second time ADSUB is called, the H and L registers point to the parameter list LIST2. The A and B registers are loaded with 10 and 35 respectively, and the sum is stored at LIST2 + 2. Return is then made to the instruction at RET2.

Second call to ADSUB:



Note that the parameter lists PLIST and LIST2 could appear anywhere in memory without altering the results produced by ADSUB.

This approach does have its limitations, however. As coded, ADSUB must receive a list of two and only two numbers to be added, and they must be contiguous in memory. Suppose we wanted a subroutine (GENAD) which would add an arbitrary number of bytes, located anywhere in memory, and leave the sum in the accumulator

This can be done by passing the subroutine a parameter list which is a list of *addresses* of parameters, rather than the parameters themselves, and signifying the end of the parameter list by a number whose first byte is FFH (assuming that no parameters will be stored above address FF00H).

Call to GENAD·



As implemented below, GENAD saves the current sum (beginning with zero) in the C register. It then loads the address of the first parameter into the D and E registers. If this address is greater than or equal to FF00H, it reloads the accumulator with the sum held in the C register and returns to the calling routine. Otherwise, it loads the parameter into the accumulator and adds the sum in the C register to the accumulator. The routine then loops back to pick up the remaining parameters.

```
Label     Code    Operand     Comment
          LXI     SP, 1000H   ; Assume this stack size is adequate
          LXI     H, PLIST    ; Calling program
          CALL    GENAD
          ------
          ------
          HALT
PLIST:    DW      PARM1       ; List of parameter addresses
          DW      PARM2
          DW      PARM3
          DW      PARM4
          DW      0FFFFH      ; Terminator
          ------
          ------
PARM1.    DB      6
PARM4:    DB      16
          ------
          ------
PARM3:    DB      13
          ------
          ------
          ------
PARM2:    DB      82
          ------
          ------
GENAD:    XRA     A           , Clear accumulator
LOOP.     MOV     C, A        ; Save current total in C
          MOV     E, M        ; Get low order address byte
                              ; of first parameter
          INX     H
          MOV     A, M        , Get high order address byte
                              ; of first parameter
          CPI     0FFH        , Compare to FFH
          JZ      BACK        , If equal, routine is complete
          MOV     D, A        ; D and E now address parameter
          LDAX    D           ; Load accumulator with parameter
          ADD     C           , Add previous total
          INX     H           ; Increment H and L to point
                              ; to next parameter address
          JMP     LOOP        ; Get next parameter
BACK:     MOV     A, C        , Routine done—restore total
          RET                 , Return to calling routine
          END
```

Note that GENAD could add any combination of the parameters with no change to the parameters themselves

The sequence:

```
        LXI     H, PLIST
        CALL    GENAD
        ---
        ---
        ---
PLIST:  DW      PARM4
        DW      PARM1
        DW      0FFFFH
```

would cause PARM1 and PARM4 to be added, no matter where in memory they might be located (excluding addresses above FF00H).

Many variations of parameter passing are possible. For example, if it was necessary to allow parameters to be stored at any address, a calling program could pass the total number of parameters as the first parameter; the subroutine would load this first parameter into a register and use it as a counter to determine when all parameters had been accepted.

SOFTWARE MULTIPLY AND DIVIDE

The multiplication of two unsigned 8 bit data bytes may be accomplished by one of two techniques: repetitive addition, or use of a register shifting operation

Repetitive addition provides the simplest, but slowest, form of multiplication. For example, 2AH·74H may be generated by adding 74H to the (initially zeroed) accumulator 2AH times.

Using shift operations provides faster multiplication. Shifting a byte left one bit is equivalent to multiplying by 2, and shifting a byte right one bit is equivalent to dividing by 2. The following process will produce the correct 2-byte result of multiplying a one byte multiplicand by a one byte multiplier

(a) Test the least significant bit of the multiplier. If zero, go to step b. If one, add the multiplicand to the *most* significant byte of the result.

(b) Shift the entire two byte result right one bit position.

(c) Repeat steps a and b until all 8 bits of the multiplier have been tested

For example, consider the multiplication.

2AH·3CH=9D8H

	MULTIPLIER	MULTIPLICAND	HIGH-ORDER BYTE OF RESULT	LOW-ORDER BYTE OF RESULT
Start	00111100	00101010	00000000	00000000
Step 1 a				
b			00000000	00000000
Step 2 a				
b			00000000	00000000
Step 3 a			00101010	00000000
b			00010101	00000000
Step 4 a			00111111	00000000
b			00011111	10000000
Step 5 a			01001001	10000000
b			00100100	11000000
Step 6 a			01001110	11000000
b			00100111	01100000
Step 7 a				
b			00010011	10110000
Step 8 a				
b			00001001	11011000

Step 1 Test multiplier 0 bit, it is 0, so shift 16 bit result right one bit

Step 2. Test multiplier 1 bit, it is 0, so shift 16-bit result right one bit

Step 3 Test multiplier 2-bit; it is 1, so add 2AH to high-order byte of result and shift 16-bit result right one bit

Step 4: Test multiplier 3 bit, it is 1, so add 2AH to high-order byte of result and shift 16-bit result right one bit.

Step 5: Test multiplier 4-bit, it is 1, so add 2AH to high-order byte of result and shift 16-bit result right one bit

Step 6: Test multiplier 5-bit; it is 1, so add 2AH to high-order byte of result and shift 16-bit result right one bit

Step 7: Test multiplier 6 bit, it is 0, so shift 16-bit result right one bit

Step 8: Test multiplier 7 bit, it is 0, so shift 16-bit result right one bit.

The result produced is 09D8.

The process works for the following reason.

The result of any multiplication may be written:

Equation 1. $BIT7 \cdot MCND \cdot 2^7 + BIT6 \cdot MCND \cdot 2^6 + \ldots + BIT0 \cdot MCND \cdot 2^0$

where BIT0 through BIT8 are the bits of the multiplier (each equal to zero or one), and MCND is the multiplicand.

For example:

MULTIPLICAND · MULTIPLIER

00001010 · 00000101 =

$0 \cdot 0AH \cdot 2^7 + 0 \cdot 0AH \cdot 2^6 + 0 \cdot 0AH \cdot 2^5 + 0 \cdot 0AH \cdot 2^4 +$

$0 \cdot 0AH \cdot 2^3 + 1 \cdot 0AH \cdot 2^2 + 0 \cdot 0AH \cdot 2^1 + 1 \cdot 0AH \cdot 2^0 =$

$00101000 + 00001010 = 00110010 = 50_{10}$

Adding the multiplicand to the high-order byte of the result is the same as adding $MCND \cdot 2^8$ to the full 16-bit result; shifting the 16 bit result one position to the right is equivalent to multiplying the result by 2^{-1} (dividing by 2).

Therefore, step one above produces:

$(BIT0 \cdot MCND \cdot 2^8) \cdot 2^{-1}$

Step two produces.

$((BIT0 \cdot MCND \cdot 2^8) \cdot 2^{-1} + (BIT1 \cdot MCND \cdot 2^8)) \cdot 2^{-1}$

$= BIT0 \cdot MCND \cdot 2^6 + BIT1 \cdot MCND \cdot 2^7$

And so on, until step eight produces:

$BIT0 \cdot MCND \cdot 2^0 + BIT1 \cdot MCND \cdot 2^1 + \ldots + BIT7 \cdot MCND \cdot 2^7$

which is equivalent to Equation 1 above, and therefore is the correct result

Since the multiplication routine described above uses a number of important programming techniques, a sample program is given with comments.

The program uses the B register to hold the most significant byte of the result, and the C register to hold the least significant byte of the result.

The 16-bit right shift of the result is performed by two rotate-right-through-carry instructions.

Zero carry and then rotate B



Then rotate C to complete the shift



Register D holds the multiplicand, and register C originally holds the multiplier.

```
MULT:   MVI   B, 0   , Initialize most significant byte
                     , of result
        MVI   E, 9   ; Bit counter
MULT0:  MOV   A, C   , Rotate least significant bit of
        RAR          ; multiplier to carry and shift
        MOV   C, A   ; low-order byte of result
        DCR   E
        JZ    DONE ; Exit if complete
        MOV   A, B
        JNC   MULT1
        ADD   D      ; Add multiplicand to high-
                     ; order byte of result if bit
                     ; was a one
MULT1:  RAR          , Carry=0 here, shift high-
                     ; order byte of result
        MOV   B, A
        JMP   MULT0
DONE.
```

An analogous procedure is used to divide an unsigned 16-bit number by an unsigned 16 bit number. Here, the process involves subtraction rather than addition, and rotate-left instructions instead of rotate right instructions.

The following reentrant program uses the B and C registers to hold the dividend and quotient, and the D and E registers to hold the divisor and remainder. The H and L registers are used to store data temporarily.

```
DIV. MOV     A,D     ; Negate the divisor
     CMA
     MOV     D,A
     MOV     A,E
     CMA
     MOV     E,A
     INX     D       , For two's complement
     LXI     H,0     , initial value for remainder
     MVI     A,17    ; initialize loop counter
DV0: PUSH    H       , Save remainder
     DAD     D       ; subtract divisor (add negative)
     JNC     DV1     ; under flow, restore HL
     XTHL
DV1: POP     H
     PUSH    PSW     , Save loop counter (A)
     MOV     A,C     ; 4 register left shift
     RAL             ; with carry
     MOV     C,A     , CY -> C -> B -> L -> H
     MOV     A,B
     RAL
     MOV     B,A
     MOV     A,L
     RAL
     MOV     L,A
     MOV     A,H
     RAL
     MOV     H,A
     POP     PSW     , Restore loop counter (A)
     DCR     A       ; decrement it
     JNZ     DV0     ; keep looping
;
; Post-divide clean up
; shift remainder right and return in DE
;
     ORA     A
     MOV     A,H
     RAR
     MOV     D,A
     MOV     A,L
     RAR
     MOV     E,A
     RET
     END
```

MULTIBYTE ADDITION AND SUBTRACTION

The carry bit and the ADC (add with carry) instructions may be used to add unsigned data quantities of arbitrary length. Consider the following addition of two three-byte unsigned hexadecimal numbers:

```
  32AF8A
+ 84BA90
  B76A1A
```

This addition may be performed on the 8080 by adding the two low-order bytes of the numbers, then adding the resulting carry to the two next-higher-order bytes, and so on:

```
 32      AF      8A
 84      BA      90
 B7      6A      1A
    carry = 1   carry = 1
```

The following routine will perform this multibyte addition, making these assumptions:

The E register holds the length of each number to be added (in this case, 3).

The numbers to be added are stored from low-order byte to high-order byte beginning at memory locations FIRST and SECND, respectively.

The result will be stored from low-order byte to high-order byte beginning at memory location FIRST, replacing the original contents of these locations.




```
Label   Code   Operand      Comment
MADD:   LXI    B,FIRST    , B and C address FIRST
        LXI    H,SECND    ; H and L address SECND
        XRA    A          , Clear carry bit
LOOP.   LDAX   B          , Load byte of FIRST
        ADC    M          ; Add byte of SECND
                          , with carry
        STAX   B          ; Store result at FIRST
        DCR    E          ; Done if E = 0
        JZ     DONE
        INX    B          ; Point to next byte of
                          ; FIRST
        INX    H          ; Point to next byte of
                          , SECND
        JMP    LOOP       ; Add next two bytes
DONE:   ----
        ----
FIRST:  DB     90H
        DB     0BAH
        DB     84H
SECND:  DB     8AH
        DB     0AFH
        DB     32H
```

Since none of the instructions in the program loop affect the carry bit except ADC, the addition with carry will proceed correctly.

When location DONE is reached, bytes FIRST through FIRST+2 will contain 1A6AB7, which is the sum shown at the beginning of this section arranged from low-order to high-order byte.

The carry (or borrow) bit and the SBB (subtract with borrow) instruction may be used to subtract unsigned data quantities of arbitrary length. Consider the following subtraction of two two byte unsigned hexadecimal numbers.

```
  1301
- 0503
  0DFE
```

This subtraction may be performed on the 8080 by subtracting the two low order bytes of the numbers, then using the resulting carry bit to adjust the difference of the two higher-order bytes if a borrow occurred (by using the SBB instruction).

Low order subtraction (carry bit = 0 indicating no borrow):

```
  00000001 = 01H
  11111101 = -(03H+carry)
  11111110 = 0FEH, the low-order result
```

carry out = 0, setting the Carry bit = 1, indicating a borrow

High-order subtraction.

```
  00010011 = 13H
  11111010 = -(05H+carry)
  00001101
```

carry out = 1, resetting the Carry bit indicating no borrow

Whenever a borrow has occurred, the SBB instruction increments the subtrahend by one, which is equivalent to borrowing one from the minuend.

In order to create a multibyte subtraction routine, it is necessary only to duplicate the multibyte addition routine of this section, changing the ADC instruction to an SBB instruction. The program will then subtract the number beginning at SECND from the number beginning at FIRST, placing the result at FIRST.

DECIMAL ADDITION

Any 4 bit data quantity may be treated as a decimal number as long as it represents one of the decimal digits from 0 through 9, and does not contain any of the bit patterns representing the hexadecimal digits A through F. In order to preserve this decimal interpretation when performing addition, the value 6 must be added to the 4-bit quantity whenever the addition produces a result between 10 and 15. This is because each 4 bit data quantity can hold 6 more combinations of bits than there are decimal digits.

Decimal addition is performed on the 8080 by letting each 8 bit byte represent two 4-bit decimal digits. The bytes are summed in the accumulator in standard fashion, and the DAA (decimal adjust accumulator) instruction is then used as in Section 3, to convert the 8 bit binary result to the correct representation of 2 decimal digits. The settings of the carry and auxiliary carry bits also affect the operation of the DAA, permitting the addition of decimal numbers longer than two digits.

To perform the decimal addition

```
  2985
+ 4936
  7921
```

the process works as follows

(1) Clear the Carry and add the two lowest order digits of each number (remember that each 2 decimal digits are represented by one byte).

```
    85 = 10000101B
    36 = 00110110B
carry  = _______0
       0| 10111011B
```

Carry = 0 ← | → Auxiliary Carry = 0

The accumulator now contains BBH.

(2) Perform a DAA operation. Since the rightmost four bits are ≥ 10D, 6 will be added to the accumulator.

```
Accumulator = 10111011B
          6 = ____0110B
              11000001B
```

Since the leftmost 4 bits are now 910, 6 will be added to these bits, setting the Carry bit.

```
Accumulator = 11000001B
          6 = 0110____B
            1| 00100001B
```

↖ Carry bit = 1

The accumulator now contains 21H. Store these two digits.

(3) Add the next group of two digits:

```
    29 = 00101001B
    49 = 01001001B
carry  = _____ ___1
       0| 01110011B
```

Carry = 0 ← | → Auxiliary Carry = 1

The accumulator now contains 73H.

(4) Perform a DAA operation. Since the Auxiliary Carry bit is set, 6 will be added to the accumulator.

```
Accumulator = 01110011B
          6 = ____0110B
            0| 01111001B
```

↖ carry bit = 0

Since the leftmost 4 bits are <10 and the Carry bit is reset, no further action occurs.

Thus, the correct decimal result 7921 is generated in two bytes.

A routine which adds decimal numbers, then, is exactly analogous to the multibyte addition routine MADD of the last section, and may be produced by inserting the instruction DAA after the ADC M instruction of that example.

Each iteration of the program loop will add two decimal digits (one byte) of the numbers.

DECIMAL SUBTRACTION

Each 4 bit data quantity may be treated as a decimal number as long as it represents one of the decimal digits 0 through 9. The DAA (decimal adjust accumulator) instruction may be used to permit subtraction of one byte (representing a 2-digit decimal number) from another, generating a 2-digit decimal result. In fact, the DAA permits subtraction of multidigit decimal numbers.

The process consists of generating the hundred's complement of the subtrahend digit (the difference between the subtrahend digit and 100 decimal), and adding the result to the minuend digit. For instance, to subtract 34D from 56D, the hundred's complement of 34D (100D-34D=66D) is added to 56D, producing 122D, which when truncated to 8 bits gives 22D, the correct result. If a borrow was generated by the previous subtraction, the 99's complement of the subtrahend digit is produced to compensate for the borrow.

In detail, the procedure for subtracting one multi-digit decimal from another is as follows.

(1) Set the Carry bit = 1 indicating no borrow.

(2) Load the accumulator with 99H, representing the number 99 decimal.

(3) Add zero to the accumulator with carry, producing either 99H or 9AH, and resetting the Carry bit.

(4) Subtract the subtrahend digits from the accumulator, producing either the 99's or 100's complement.

(5) Add the minuend digits to the accumulator.

(6) Use the DAA instruction to make sure the result in the accumulator is in decimal format, and to indicate a borrow in the Carry bit if one occurred.

Save this result.

(7) If there are more digits to subtract, go to step 2.

Otherwise, stop.

Example:

Perform the decimal subtraction:

```
  4358D
- 1362D
  2996D
```

(1) Set carry = 1.

(2) Load accumulator with 99H.

(3) Add zero with carry to the accumulator, producing 9AH.

```
Accumulator = 10011001B
          0 = 00000000B
      Carry = _____ _1
              10011010B = 9AH
```

(4) Subtract the subtrahend digits 62H from the accumulator.

```
Accumulator = 10011010B
        62H = 10011110B
            1] 00111000B
```

(5) Add the minuend digits 58H to the accumulator.

```
Accumulator = 00111000B
        58H = 01011000B
            0] 10010000B = 90H
```

Carry = 0 ←] → Auxiliary Carry = 1

(6) DAA converts accumulator to 96H (since Auxiliary Carry = 1) and leaves Carry bit = 0 indicating that a borrow occurred.

(7) Load accumulator with 99H

(8) Add zero with carry to accumulator, leaving accumulator = 99H.

(9) Subtract the subtrahend digits 13H from the accumulator.

```
Accumulator = 10011001B
        13H = 11011101B
            1] 10000110B
```

(10) Add the minuend digits 43H to the accumulator.

```
Accumulator = 10000110B
        43H = 01000011B
            0] 11001001B = C9H
```

Carry = 0 ←] → Auxiliary Carry = 0

(11) DAA converts accumulator to 29H and sets the carry bit = 1, indicating no borrow occurred.

Therefore, the result of subtracting 1362D from 4358D is 2996D.

The following subroutine will subtract one 16 digit decimal number from another using the following assumptions:

The minuend is stored least significant (2) digits first beginning at location MINU.

The subtrahend is stored least significant (2) digits first beginning at location SBTRA.

The result will be stored least significant (2) digits first, replacing the minuend.

```
Label   Code    Operand     Comment
DSUB:   LXI     D, MINU     ; D and E address minuend
        LXI     H,SBTRA     , H and L address subtra-
                            ; hend
        MVI     C, 8        , Each loop subtracts 2
                            , digits (one byte),
                            , therefore program will
                            ; subtract 16 digits.
        STC                 ; Set Carry indicating
                            ; no borrow
LOOP:   MVI     A, 99H      ; Load accumulator
                            , with 99H.
        ACI     0           ; Add zero with Carry
        SUB     M           , Produce complement
                            , of subtrahend
        XCHG                ; Switch D and E with
                            ; H and L
        ADD     M           , Add minuend
        DAA                 , Decimal adjust
                            , accumulator
        MOV     M, A        ; Store result
        XCHG                ; Reswitch D and E
                            ; with H and L
        DCR     C           , Done if C = 0
        JZ      DONE
        INX     D           ; Address next byte
                            , of minuend
        INX     H           , Address next byte
                            ; of subtrahend
        JMP     LOOP        ; Get next 2 decimal digits
DONE:   NOP
```

ALTERING MACRO EXPANSIONS

This section describes how a macro may be written such that identical references to the macro produce different expansions. As a useful example of this, consider a macro SBMAC which needs to call a subroutine SUBR to perform its function. One way to provide the macro with the necessary subroutine would be to include a separate copy of the subroutine in any program which contains the macro. A better method is to let the macro itself generate the subroutine during the first macro expansion, but skip the generation of the subroutine on any subsequent expansion. This may be accomplished as follows:

Consider the following program section which consists of one global set statement and the definition of SBMAC (dashes indicate those assembly language statements necessary to the program, but irrelevant to this discussion).

```
Label       Code        Operand
FIRST       SET         0FFH
SBMAC       MACRO
            --
            --
            CALL        SUBR
            --
            --
            IF          FIRST
FIRST       SET         0
            JMP         OUT
SUBR::      --
            --
            RET
OUT:        NOP
            ENDIF
            ENDM
```

The symbol FIRST is set to FFH, then the macro SBMAC is defined.

The first time SBMAC is referenced, the expansion produced will be the following:

```
Label       Code        Operand
            SBMAC
            --
            --
            CALL        SUBR
            --
            --
            IF          FIRST
FIRST       SET         0
            JMP         OUT
SUBR        --
            --
            RET
OUT.        NOP
```

Since FIRST is non-zero when encountered during this expansion, the statements between the IF and ENDIF are assembled into the program. The first statement thus assembled sets the value of FIRST to 0, while the remaining statements are the necessary subroutine SUBR and a jump around the subroutine. When this portion of the program is executed, the subroutine SUBR will be called, but program execution will not flow into the subroutine's definition.

On any subsequent reference to SBMAC in the program, however, the following expansion will be produced.

```
Label       Code        Operand
            SBMAC
            --
            --
            CALL        SUBR
            --
            --
            IF          FIRST
```

Since FIRST is now equal to zero, the IF statement ends the macro expansion and does not cause the subroutine to be generated again. The label SUBR is known during this expansion because it was defined globally (followed by two colons in the definition).

INTRODUCTION

In plain, everyday engineering terms, the meaning of the microprocessor is threefold:

1. Cheap, digital computing capability can be put anywhere a designer wants it.
2. For any digital system, microprocessors can greatly reduce the component count.
3. Engineering turnaround time is cut drastically.

These simple truths account for the current explosion in microprocessor activity. And explosion is just what it is. Practically all new data-processing systems at or below what one could call the minicomputer level of complexity are being designed with microprocessors. And the availability of cheap computing power enables designers to incorporate decision-making capability into applications never considered before.

It has been estimated that by 1980, microprocessor-based-systems and equipment will exceed $1 billion in sales. Entire new businesses are being spawned—in games, test equipment, communications gear, intelligent terminals, and in industrial controls of every imaginable variety.

The attributes of microprocessors that make them so attractive are almost paradoxical:

- They're complex devices, yet they can be adapted simply to many different tasks.
- They're mass-produced, but they make custom large-scale integration economically feasible.
- They're low in cost themselves, but they add significant value to a product.

It's no wonder that microprocessors are turning electronics technology on its ear.

Part of their attraction is that they make the actual task of logic design easier, albeit radically different from in the past. Gone are the traditional logic diagrams, the old bench instruments for troubleshooting, and the magnitude of the effort required to make an engineering change. Instead, the designer now works with compilers, assemblers, and editors, debugs with software and special development hardware. Moreover, he or she makes engineering changes simply by altering a pattern that is stored in a programable read-only memory.

However, it is a radical transition from the world of gates and flip-flops to the world of programing and memory utilization, from circuit diagrams to flow charts. Compounding the difficulty is the dynamic nature of microprocessor development—an engineer can quickly be lost in the forest of new components, test equipment, design aids and all the literature that comes with it.

This special issue is intended to help you wend your way safely and efficiently through these technological thickets. It begins on the following pages with a comprehensive roundup of the

microprocessor families that are available or newly emerging. This section will provide valuable insight into the architecture and performance of each family, whether chip or board, and help you make the right selection for your application.

Perhaps the most perplexing task facing the designer taking on the microprocessor is becoming familiar with software and its uses. The next section in this special issue will lead you through the formerly arcane universe of assemblers, compilers, simulators, and high-level languages. It's important to be able to assess these, because each has its advantages and disadvantages in terms of cost, ease of use, and efficiency in memory utilization.

Out of the microprocessor ferment is rising a whole new class of instruments and exerciser equipment, accompanied by special software that simplifies the job of producing and debugging a prototype system. Right now, most of these developments are coming from the semiconductor manufacturers for their own microprocessor-chip families. How these aids fit into the design process is the subject of the next section of this issue, which also discusses a new class of universal development systems that is on the way. The systems are applicable to any type of processor.

The sheer complexity of the microprocessor imposes a difficult testing problem at both device and board levels. Compared to the conventional hard-wired logic board, microprocessor failure modes are far more subtle and varied and therefore more difficult to detect. The testing report in this special issue sorts out the various techniques being employed. It shows that, at both levels, the choice of test method depends greatly on the degree of assurance—and therefore the cost—you are willing to accept.

If any part of this special issue testifies to the scope of the microprocessor explosion, it is the final section of this report, dedicated to applications. Here we have assembled 14 examples of successful designs of real products, described by the engineers who conceived them. They range from process control systems to cash registers, from blood analyzers to telephone automation, and encompass simple 4-bit, ubiquitous 8-bit, and sophisticated 16-bit systems. We asked all the contributors in this section to tell why they decided to use a microprocessor in the first place, and why they chose the one they used. And we asked that, whenever possible, they describe the major problems—in hardware as well as software—they ran into, and how they solved them. We believe that their collective experience will be a valuable guide to most digital design engineers, who inevitably will find themselves working with microprocessors.

CONTENTS

Designers gain new freedom as options multiply

Enhancements add lustre to the capabilities of established families, and new devices are extending the performance range in both directions. Low-cost microcomputer boards offer another alternative

After 18 months of calm, in which microprocessor manufacturers have consolidated the designs of their first general-purpose families, a second big wave of activity has begun. This time, however, it reaches a more sophisticated level.

Urged on by savvy users, whose concern is with system design rather than chip architecture, the manufacturers are introducing second- and third-order refinements aimed at boosting microcomputer capacity while lowering system cost. At the same time, they are rushing new devices to market to extend the microprocessor performance range both at the low end, where existing chips present an overkill solution, and at the high end.

Four trends are emerging. First, established families are being enhanced. System throughput is being increased and instruction sets enlarged as manufacturers turn to new metal-oxide-semiconductor processing and improved central-processor architecture. Input/output power, too, is being increased with new sets of programmable I/O chips.

Second, the new 16-bit single-chip processing units are heading upwards. What they are aiming for is the high-performance end of the microprocessor market, where precision arithmetic and large memories must be accommodated.

Third, the one-chip controllers, as their name implies, contain enough computing power to handle many stand-alone controller functions on their own. On the same chip as the central processing unit sit control read-only memory for program storage, random-access memory for data storage, and input/output registers for system manipulation.

Finally, there's a host of single-board microcomputers, beguiling alternatives to the do-it-yourself approach of buying just the chips.

All these developments are changing the microprocessor universe. In order to graph this change, Fig. 1 charts the various family types against the applications spectrum.

Clearly, the 8-bit system covers the most ground, being used in many more different designs than either the 4- or 16-bit devices. Indeed, the 8-bit word seems just about right for most of today's microcomputer systems, in contrast to the 16-bit words that are the staple of minicomputers.

How much overlap there will be between powerful 8-bit general-purpose systems and the 16-bit high-performance systems is still to be determined, especially in large-memory process-control applications. The current wisdom is that the 16-bit families will remain primarily on the high-performance end of the application spectrum for several years, since the 8-bit families are so well established.

Besides, enhanced 8-bit microprocessors are coming along that are faster and can handle 16-bit word data anyway, making it easy for a user to upgrade his 8-bit system to a 16-bit design without much additional investment in software. Moreover, the use of single-chip controllers in distributed processing systems boosts the performance of 8-bit designs by taking much of the burden off the central processing unit and, in many cases, by making it unnecessary to move up to a higher-capacity 16-bit CPU system.

Meanwhile the multichip 4-bit systems—the earliest microprocessors to appear—are feeling increasing pressure from the minimum-chip system designs. Rockwell's PPS-8/2 and PPS-4/2 two-chip systems, Fairchild Semiconductor's F-8, National Semiconductor's SC/MP, and Electronic Arrays' 9002 can all handle many of the jobs formerly done by the 4-bit Intel MCS-4 or Rockwell PPS-4 but often with fewer packages and at lower cost. Moreover, the single-chip 4- and 8-bit microcontrollers already mentioned will increasingly eliminate the need for multichip 4-bit designs.

Puts it all together. Activity in microprocessors is fast and furious, as manufacturers make available a wide range of products, from low-cost microcontroller chips to powerful, general-purpose families and boards. This 16-bit microcomputer is from Data General.



The 8-bit mainstream

In the 8-bit microprocessor applications spectrum, Intel Corp.'s 8080 family, with its enhanced 8080A CPU, Motorola Semiconductor's 6800 family, with its enhanced 6800D CPU, and Rockwell's PPS-8 family currently rank one, two, and three in popularity among users. The 8080 system is being used in a wide range of industrial process controls, games, intelligent data terminals, and so on. The 6800 has found its greatest penetration in data-communications terminals and instrumentation. The PPS-8 has found strong acceptance in skid-control automotive designs, as well as in other high-volume systems. All are second-sourced—the 8080 by AMD, TI, NEC, and Siemens, the 6800 by AMI, and the PPS-8 by National.

What makes these chip families so suitable for general-purpose applications is the centralization of their computing capabilities—an orientation borrowed from minicomputer architecture. Unlike many newer designs, such as the F-8, which distributes its computing power among its family of devices, the 8080, 6800, and PPS-8 concentrate that power all on a single chip. In effect, their central processing units act as their own peripheral controllers, using generalized bus lines to manipulate external memories, interface chips, and input/output chips.

These CPU chips are well equipped for their job. Both the 8080A and 6800D have a 16-bit address bus, an 8-bit bidirectional data bus, and fully TTL-compatible control outputs. Besides supporting up to 65 kilobytes of random-access memory, they can address a large number of peripheral devices, providing for practically unlimited system expansion.

Moreover, both CPUs show a considerable improvement in architecture over the preceding generation of 8-bit designs. The 8080, for example, contains a 16-bit stack pointer that controls the addressing of an external stack located in memory. The proper instructions can initialize this pointer to use any portion of external memory as a last-in/first-out stack, so that almost unlimited subroutine nesting becomes available. The stack pointer in addition allows the contents of the program counter, the accumulator, the condition flags, or any of the data registers to be stored in or retrieved from the external stack.

The 8080's stack control instructions also permit multilevel interrupts. The current program or "status" of the processor can be pushed onto the stack when an interrupt is accepted, then popped off the stack after the interrupt has been serviced, and this can be done even when the interrupt service routine is itself interrupted.

Where the two families differ is in several of the system requirements. The 6800's single 5-volt power supply contrasts with the 8080's ±5 V and 12 V supplies. The 6800 timing is quite simple. All instructions are executed in two or three cycles, which are identical in length. Control outputs are real-time signals instead of look-ahead instructions. Moreover, in the 6800 system, separate I/O instructions are unnecessary since memory locations can house either I/O or memory data.

On the other hand, the 8080 has more powerful instructions, with stronger branch and interrupt capability. It can interface with a wide variety of peripheral devices. It has tremendous software support, such as an in-



1. The universe. The 8-bit microprocessor families cover most ground, being found in everything from peripheral controllers to powerful data-processing systems. The 4-bit systems handle the smaller controller jobs, while the 16-bit chips and bit slices rise to minicomputer work.



2. The 8080. Intel's 8080 system can produce dozens of peripheral and I/O device configurations. Because all devices connect to a system bus, hooking up parts into complex configurations becomes quite straightforward once the instruction program has been developed



3. The 6800. A Motorola 6800 system, also designed around a central bus, keeps the package count to a minimum by using powerful peripheral devices, such as the peripheral interface and communication adapters. System works off standard ROMs and RAMs



4. The PPS-8. In Rockwell's PPS-8 microcomputers, general-purpose input/output, ROM, and RAM chips again hook up directly to address and instruction data buses. Family contains a direct-memory-access controller and parallel and serial I/O data channel modules

circuit prototype developing system and a large library of user-generated instruction programs. All this accounts for the 8080 system's overwhelming success.

Rockwell's PPS-8 differs from both the 8080 and the 6800 in the basic architecture of its CPU. Its CPU chip has an arithmetic/logic unit, a control unit, accumulators, and address registers, laid out much as in the 8080 and 6800, but interlinked quite differently from either the 8080 and 6800 families (see Figs. 2, 3, and 4). For example, the program and data memories in a PPS-8 microcomputer system have completely separate and parallel address spaces, so that a memory address may legitimately identify two different memory locations—maybe a byte of program memory containing an instruction code and a byte of data memory containing binary data. This double-duty memory address accounts for the PPS-8's high throughput, even though it is built with p-channel MOS technology.

A unique feature of the PPS-8—its clock signals—adds to its flexibility. These signals serve for both synchronization and control. The four-phase clock generator transmits two clock signals to every device in a system, and every device contains logic to decode them, interpreting the contents of the data and address buses in different ways during different phases of a machine's cycle. As a result, the CPU can program a wide variety of peripheral devices—if the user is willing to learn his way around the clocking scheme.

While the CPU or microprocessor chip is the central controlling element in a microcomputer system, just as vital are the ROMs, RAMs, and various input, output, and interface circuits that make up the balance of the design. Figures 2, 3, and 4 illustrate typical system configurations for the 8080, 6800, and the PP-8. these, the most established general-purpose microcomputer systems, have highly-developed system components that hook up directly with the CPU on simple bidirectional bus lines.

The bus line configuration of the 8080 and 6800 families generally has become the model for most 8-bit systems. Its three bus lines—a data bus, a control bus, and an address bus—handle all elements of a system. Standard ROMs, which store the program data in the form of lookup tables, are hooked up by connecting the ROM's output lines to the data bus and input lines to the address bus. RAMs get their data written from CPU com-

Type No.	Technology	Address Capacity (bytes)	Manufacturers and Comments*
4-bit			
4004	p MOS	4 k	Intel
4040	p MOS	4 k	Intel (National)
PPS 4	p MOS	4 k	Rockwell (National) SV
PPS 4/2	p MOS	8 k	Rockwell CC, SV
PPS-4/1	p MOS	—	Rockwell CC, SV, RAM on chip
TMS 1000	p MOS	8-k	Texas Instruments' SV, MP
8-bit			
EA 9002	n MOS	65 k	Electronic Arrays SV
F 8	n MOS	65 k	Fairchild (Mostek) CC
8008 1	p MOS	16-k	Intel
8080 A	n MOS	65 k	Intel (AMD, TI, NEC, Siemens)
8048	n MOS	2 k	Intel 512 bit RAM on chip
6502	n MOS	65 k	MOS Technology — other versions are available with lower address capacity
5065	p MOS	32 k	Mostek
6800	n MOS	65-k	Motorola (AMI) SV
SCAMP	p MOS	65 k	National CC, SV
1801	C MOS	65 k	RCA 2 chip CPU
1802	C MOS	65 k	RCA
PPS 8	p MOS	32 k	Rockwell (National) SV
PPS 8/2	p MOS	32 k	Rockwell CC, SV
2650	n MOS	32 k	Signetics CC, SV
300	TTL S	8 k	Scientific Micro Systems
Z-80	n MOS	65 k	Zilog SV
12-bit			
6100	C-MOS	4 k	Intersil (Harris). SV, CC
TLCS 12	n MOS	4 k	Toshiba' MP
16-bit			
CP1600	n MOS	65 k	General Instruments MP
MCP 1600	n-MOS	65 k	Western Digital MP, MC
IMP-16	p-MOS	65-k	National MP, MC
PACE	p MOS	65 k	National MP
PFL-1600A	n-MOS	65-k	PanaFacom MC
TMS 9900	n-MOS	65 k	Texas Instruments SV, general-purpose registers in memory
Bit-slice			
2901	TTL	65-k	Advanced Micro Devices (Motorola, Raytheon) MP
9400	TTL	65 k	Fairchild MP, SV
3002	TTL	512	Intel (Signetics) MP, 2-bit slice
6701	TTL	65 k	Monolithic Memories MP
10800	ECL	65 k	Motorola MP, CC, ECL
SBP0400	I^2L	65 k	Texas Instruments. CC, MP

NOTES

*Developing manufacturer listed first

**Key MP — microprogramable; ECL — emitter coupled logic; TTL — transistor transistor logic; I^2L — integrated injection logic; SV — single voltage; CC — clock on chip; MC — multi-chip central processing unit

Making comparisons between the available microprocessors on the basis of data sheets is a very tricky business. Even a simple specification like cycle time can be highly misleading. In most cases cycle time by itself tells you practically nothing—you must know how many cycles are needed to execute what instruction. For example, some microprocessors boast cycle times as low as 1 microsecond but require multiple cycles to execute even the simplest instructions. Others list longer cycle times but require fewer cycles to do the same instruction.

Nor does it help too much to compare execution times of simple instructions. Often the time to do a fetch or a register-to-register ADD has little relation to the time required for executing more complex instructions, like calling in a subroutine on the basis of various bit settings.

Even more misleading is ranking CPU complexities in terms of numbers of registers, or I/O ports, or whether the chip has built-in direct memory access, and so on. Many powerful microprocessors, such as TI's 9900 expel all the general-purpose working registers from the CPU chip and locate them in external RAM. But the chip is more powerful than most CPUs with multiple general-purpose registers. Likewise, a minimum-chip system design, such as the F-8, has computation logic distributed over two or three matched chips, so just looking at the CPU doesn't begin to show the capability of the system.

The instruction set is another area that lends itself to vendor specmanship. Repertoire size alone has little meaning, unless you know how the supplier is counting instructions. Are multiple, closely related instructions counted as one or as many? What instructions are included? And the various types of instructions that differ only in their "if" conditions, how are they counted?

That's why this microprocessor chart is kept fairly simple. Breaking down the chips by word length gives an idea of a processor's range—but only a rough one, since the efficiency of doing anything certainly does not depend on word length alone. The technology is broken out only because knowledgeable users feel more comfortable knowing what's in the device, but it too has to be related to design—whether processing is done serially or in parallel, and so on. (All things being equal, devices built with n-channel MOS are faster, smaller, and easier to interface than those built with p-channel MOS, whereas devices built with bipolar technology are faster and can do more but are larger and cost more to build than MOS LSI devices.)

As for address capacity, obviously the more memory that a chip can access, the larger the system that can be implemented. But again, watch out. Some processors can access large amounts of memory directly. Others need external devices to reach large bytes of memory.

Another area that concerns users is alternate sourcing. In general, the alternate sources of microprocessors are proving well able to satisfy customers' demand for multiple-sourced devices. For instance, AMD's 9080A series claims speed and power specifications that in some respects exceed Intel's 8080A specifications, and AMI undertook considerable process development in building its version of Motorola's 6800 family. Mostek Corp. has done a nice job supplementing Fairchild's F-8 support and applications effort. Then too, there is the National/Rockwell technology exchange that made their respective microprocessor families available to each other.

mands that travel on the address bus, and their data is read out to the CPU on the data bus. Peripheral interface circuits receive their inputs on the control and address bus and return their data outputs on the data bus. Thus, the bidirectional bus system is the conduit serving all members of the microcomputer family. New interface and peripheral chips, regardless of their complexity, will use these bus lines, ensuring a user a simple and well-formulated method of upgrading his basic system with more powerful I/O and peripheral chips.

The dedicated 8-bit types

Unlike the general-purpose 8-bit systems, which generally use at least a dozen chips, Fairchild Semiconductor's F-8, also supplied by Mostek Corp., and National Semiconductor Corp.'s SC/MP families were designed to realize controller-type systems with the fewest possible chips at the lowest possible cost. Both families can dish up useful designs with just two chips, although the F-8 is a more powerful system, readily expandable into memory-rich designs.

The dissimilarities of these two devices stem from dissimilar design philosophies. The Fairchild F-8 designers chose a configuration that is quite unlike the CPU orientation of minicomputers. Instead they distribute process and memory control throughout the system. The F-8 therefore works best where two or three of its powerful family members can do the job standing alone, without a large number of external memory (although they can be added if necessary)

Because they interact so intimately, a designer must be familiar with the functions of the F-8 chips. Besides the CPU chip, there's a programable storage unit, which provides read-only memory plus various logic functions—it combines with the CPU to form a complete microcomputer if so desired. A dynamic-memory interface chip links the first two chips to either dynamic or static RAMs storing data, and a static-memory interface is for use with state RAMs only. Finally, a direct-memory-access chip implements the direct-memory-access logic in conjunction with the dynamic-memory interface chip.

Because various logic functions are distributed among the four peripheral chips, the CPU contains only the arithmetic/logic unit, the control unit and instruction register, the logic associated with interfacing the system bus with the I/O control signal, and the accumulator register. It does not contain memory-addressing logic, memory-addressing registers, stack pointer, program counter, and data counter, all of which reside in the companion memory and memory interface chips.

This configuration has both advantages and disadvantages, the chief advantage being that fairly powerful systems can be implemented with remarkably few chips.

Moreover, the lack of memory-addressing logic on the CPU chip itself means that no address lines are needed on the system bus, and the 16 address signals, which CPU-oriented systems need to interface with the bus, can instead be used for two 8-bit I/O ports on each



5. Efficiency experts. SC/MP and F-8 carry off the prize for minimum-chip multiprocessor systems. This SC/MP configuration (a) from National daisy-chains several microprocessors along one bus. The Fairchild F-8 disk controller has five F-8s operating as distributed processors. F-8 systems can readily be expanded to handle a wide variety of peripheral control and complex data communications applications



6. Relating. National's 16-bit PACE system reaches the TTL world with transceivers that interface directly with any RAMs or ROMs designed with on-chip address latches. Standard memories can also be used if an 8-bit address latch element is included.

device. Better yet, the place on the CPU chip formerly occupied by address registers and memory-addressing logic can now accept 64 bytes of random-access memory. It is this on-chip RAM that makes an F-8 minimum two-chip configuration functionally useful.

Now for the disadvantages. Because of the removal of memory-addressing logic from the CPU chip, external memories can no longer be connected directly to the system bus, which no longer has address lines, and the family's other devices must be used. Of course, this is easily done with the memory-interface devices, but the extra packages do add to the cost of the design. Worse yet, this memory-addressing logic must be duplicated if more than one memory device is present.

On the other hand, SC/MP (pronounced Scamp) centralizes its computing capabilities in the CPU, just like the 8080 and 6800 families, so that systems can be configured with standard memories directly. The SC/MP chip can handle up to 4 kilobytes of memory with no additional logic or interface packages. Systems requiring more memory are also possible: a five-chip system, handling up to 65 kilobytes of RAM, would consist of the SC/MP, a two-chip bidirectional transceiver, an address latch, and a buffer.

Internally, SC/MP is a programable 8-bit parallel processor. It contains one 8-bit accumulator, four 16-bit pointer registers (one of which is dedicated to the function of program counter), an 8-bit status register, and an 8-bit extension register. On-chip timing circuits eliminate the need for external clocks, and TTL compatibility allows easy interfacing with other system components.

Architecturally, SC/MP, again like the 8080 and 6800 families, employs a unified bus system, to which the central processing unit, memory, and peripheral devices are each connected. The common data bus enables memory-reference instructions to reference peripheral devices. In addition, SC/MP architecture provides serial data and control streamlining under software control and has built-in programable delay.

Both the SC/MP and F-8 families lend themselves to multiple processor systems. In SC/MP, the bus configuration is responsible, allowing many SC/MPs to be tied to the bus for daisy-chain operation (Fig. 5a). When one SC/MP stops transmitting or receiving, it notifies the next SC/MP in line that it may take over.

The F-8 CPU chips can serve either in a multiple processor system or in two-chip peripheral controllers subordinate to a multichip processor-based system, such as large point-of-sale terminals. The floppy-disk controller shown in Fig. 5b contains five F-8s working in conjunction with floppy disks, a magnetic-tape unit, a cathode-ray-tube display, a keyboard, printer, and modem. While the low-speed devices (the keyboard, printer, and modem) can be adequately handled by the programed I/O structure, the other, high-speed devices require separate F-8 CPUs and programable storage units.

The 8-bit newcomers

While established suppliers of microprocessors have recently come out with upgraded products—most notably the 8080A and 6800D—newcomers to the field are trying to gain entry with still higher-performance versions of the earlier devices. A good example is Zilog Inc.'s Z-80 chip. In a tribute to the success of the 8080, designers at the Los Altos, Calif., company have based their design on it, but have added more data-processing and instruction-handling capability. At the same time, they have tried to simplify the system configuration along the lines of the 6800.

For example, the Z-80 is heavily CPU-oriented, like



7. Thinking big. Texas Instruments' 9900 16-bit microprocessor has full 16-bit data bus and 16-bit ALU on chip but exiles all general-purpose registers to external RAM locations. A wide range of interrupt capability is included, making the chip very flexible

the 8080A, and is completely compatible with 8080A software. But thanks to depletion-mode technology, it, like the 6800, has a single-phase clock on the chip and requires only a single 5-V power supply.

The Z-80 can handle 158 different instructions and, like the 8080A and 6800D, has an internal 16-bit-wide data bus. Unlike them it contains both an 8-bit and 16-bit external address bus, so that it can process either 8- or 16-bit words in one cycle.

Architecturally, the Z-80's CPU chip resembles the 8080A, where general-purpose registers perform basic computation operations and special-purpose registers perform various program operations, such as program counting and stack pointing. Also as in the 8080A, the CPU contains the accumulator and flag registers.

The Z-80's block of general-purpose registers has a distinctive feature. It consists of two matched sets of six 8-bit registers. Now a programer can use them individually, as 8-bit registers, or in tandem as 16-bit register pairs, depending on whether he is handling 8-bit or 16-bit words. Moreover, the programer may select one set of registers for a single exchange command while using the other set for the rest of the sequence. This saves interrupt time—and is especially useful in systems that require a fast interrupt response—because there's no need to transfer the register contents to an external stack during the fast-cycle interrupt or subroutine processing.

As for the Z-80's special-purpose registers, the program counter and stack pointer function much as they do on the 8080A. The program counter holds the entire 16-bit address of the current instruction just fetched from memory, and the stack pointer keeps track of the 16-bit address of the current instruction. An external stack memory, organized as a last-in/first-out file, allows simple implementation of multiple level interrupts, unlimited subroutine testing, and simplification of many types of data manipulations.

Like the Z-80, another recently introduced microprocessor that takes cognizance of established 8-bit general-purpose designs is the 9002 from Electronic Arrays Inc., Mountain View, Calif. But unlike the Z-80, which is being supplied with its own set of dedicated support devices, the 9002 has been conceived as a stand-alone digital process controller that can interface with standard peripheral chips through an 8-bit parallel TTL-compatible data bus.

The 9002 timing and control signals allow a user to bring the chip together with any bus-oriented peripheral devices he may choose. Examples are Motorola's 6820 peripheral interface adapter for general-purpose controller applications; the asynchronous communications interface adapter and low-speed modem for

In approaching the design of microprocessor systems, the first requirement for the novice is to learn the specialized jargon. The basic terms defined below can help. They are followed by some advice on the next steps in an education in microprocessor theory and applications.

Central processing unit: a group of registers and logic that form the arithmetic/logic unit plus another group of registers with associated decoding logic that form the control unit. Most metal-oxide-semiconductor devices are single-chip CPUs, in that the registers hold as many bits as the word length of the unit (the 8080 and 6800, for example, are 8-bit devices and thus the basic registers are eight bits wide). With bit-slice devices, however, central processing units of any bit width can be assembled essentially by connecting the bit-slice parts in parallel. Externally, a bit-slice device will appear to be a coherent single CPU capable of handling words of the desired bit length.

Register: logic elements (gates, flip-flops, shift registers) that, taken together, store 4-, 8-, or 16-bit numbers. They are essentially for temporary storage, in that the contents usually change from one instruction cycle to the next. In fact, much of the microprocessor's operation can be learned by studying the registers, which take part in nearly all operations.

Accumulator: a register that adds an incoming binary number to its own contents and then substitutes the results for the contents.

Program counter: a register whose contents correspond to the memory address of the next instruction to be carried out. The count usually increases by one as each instruction is carried out, since instructions generally are stored in sequential locations.

Instruction register: storage for the binary code for the operation to be performed. Usually this instruction represents the contents of the address just designated by the program counter. However, the contents of the instruction register or the program counter may be changed by the computations. This, of course, represents one of the key ideas of a stored-program computer—instructions, as well as data, can be operated upon and subsequent operations will be determined by the results.

Index register: some memories are organized by index number (the contents of the index register). The address of the next instruction may be found by summing the contents of the program counter and the index register. Increasing the index register by one will cause the processor to go to a new section of memory.

Stack pointer: a register which comes into use when the microprocessor must service an interrupt—a high-priority call from an external device for the central processing unit to suspend temporarily its current operations and divert its attention to the interrupting task. A CPU must store the contents of its registers before it can move on to the interrupt operation. It does this in a stack, so named because information is added to its top, with the information already there being pushed further down. The stack thus is a last-in first-out type of memory. The stack-pointer register contains the address of the next unused location in the stack.

Flag: usually a flip-flop storing one bit that indicates some aspect of the status of the central processing unit. For example, a carry flag is set to one when an arithmetic operation produces a carry. A zero flag is set when the result is zero. These flags aid in interpreting the results of certain calculations. Others are sometimes provided to permit access by interrupt request lines—for example, if a CPU is engaged in the highest priority of calculation, it may set all status flags to zero—which, loosely translated, means "don't bother me now." If only some of these flags are set, then only certain interrupt lines will be able to get through according to their priority.

Direct memory access: a technique that permits a peripheral device to enter or extract blocks of data from the microcomputer memory without involving the central processing unit. In some cases, a CPU can perform other functions while the transfer occurs.

In going beyond these definitions, an engineer will probably find that there's not an abundance of good basic information on microprocessors. However, the gap is filling.

Certainly, a first source on the details of a particular product is the manufacturer's product descriptions. Some of them are quite readable. Most provide easily understood introductions to the microprocessor, with just enough information to get started. Best known are Intel's "8080 Users Manual," Motorola's mammoth "Microprocessor Applications Manual" and 6800 System description, Fairchild's "F-8 Circuit Data Book," Signetics' 2650 manual, Rockwell's microprocessor family descriptions, and the descriptive literature National puts out on SC/MP, PACE, and IMP-16 families.

Independently produced sources also are available, but they're of varying quality. A useful one is a monthly publication on a variety of microprocessor subjects, called "New Logic Notebook," edited by Jerry L. Ogdin of Microcomputer Technique Inc., 1120 Reston International Center Office Bldg., Reston, Va. 22091. A monthly compilation of microprocessor news and product introductions is a newsletter called "Microcomputer Digest," P.O. Box 1167, Cupertino, Calif. 95014.

One of the best books is a paperback called "An Introduction to Microcomputers," from Adam Osborne and Associates, 2950 Seventh St., Berkeley, Calif. 94710. It has a compact tutorial section on basics, followed by good comparisons of key families.

Then there's "Microprocessors," first volume in the Electronics Book Series. It is a compilation of all the original articles on major microprocessor designs that appeared in this magazine—from the first 4004 to today's complex 8- and 16-bit designs. It also contains detailed design and application material. It's available for $8.95 (see page 227).

A good source of basic information is the independent seminars that are becoming widely available. One of the most successful is Integrated Computer Systems' three-to-five-day courses held across the country. A schedule is available from David Collins at ICS, 4445 Overland Ave., Culver City, Calif. 90230.

An opportunity for hands-on experience is the suppliers' seminars. These are manned by applications specialists who travel around regularly, offering a good review of a particular microprocessor line. Finally, there are the courses offered by the IEEE and the universities.

communications-controller applications, or any of Intel's new programable interface devices, such as the programable peripheral or communications interfaces. This means that a system designer can use the 9002 as a powerful controller chip, managing the operation of any TTL-compatible peripheral device.

The 9002 designers also picked the best features of existing processor designs. The CPU combines the on-chip 64-byte scratch-pad RAM of the F-8, the push-pop subroutine stack of the Intel 4040, the simplified timing concepts of the PPS-4, the straightforward peripheral addressing techniques and single 5-V-supply requirement of the 6800, and the general-purpose registers of the 8080.

To these borrowed features the 9002 adds some purely its own. It contains a seven-level subroutine stack for multiple interrupt capability and eight 12-bit general-purpose data registers. With its 64-byte scratch-pad memory it can handle many stand-alone controller jobs without requiring additional RAM. Moreover, one of the 9002's internal flags allows the user to perform either 8-bit binary arithmetic or packed binary-coded-decimal arithmetic (dual 4-bit operands) with built-in, automatic decimal correction. To choose, he simply sets the flag in one state or another. This is useful for peripheral controllers where CRT displays need BCD data.

With all this computing power, ample control signaling, and on-chip RAM capability, the 9002 can realize many fairly powerful designs with only two or three packages. For example, a controller can be built with the 9002, a 1,024-by-8-bit ROM, such as the EA 4700, and two Intel 8212 peripheral interface chips, or else it can be built with the 9002, a 2,028-by-8-bit ROM, such as the EA 4600 and Motorola's 6820 PIA chip.

C-MOS: another choice

Another enhancement of an existing device is RCA Solid State division's single-chip version of its 8-bit C-MOS microprocessor. Designated the 1802, the chip is three times faster than the old two-chip design, has one third more instructions—a total repertoire of 91—and costs less. This came about thanks to RCA's new silicon-gate process that yields C-MOS devices almost half the size of metal-gate designs and also increases transistor switching speed. As a result, a C-MOS microprocessor becomes as fast, cost-effective and flexible as today's p- and n-MOS microprocessors.

To illustrate, the 1802 has a cycle time of 1.25 microseconds and takes only one or two cycles, plus a fetch cycle, to execute any instruction. This gives it an instruction time of either 2.5 or 3.75 microseconds that puts it well in the speed range of either the 8080 or 6800. Moreover, with its 91 instructions, it is as powerful and as flexible. Yet RCA designers were careful to retain the architecture of the two-chip design, so that the 1802 is software-compatible with its predecessor.

What distinguishes the 1802 CPU from other 8-bit designs is its separate instruction and address registers. The address data is placed in an array of sixteen 16-bit scratch-pad registers, each of which can point to either data or program. That means that a user is not forced to provide an address with each memory reference instruction—something he must do with other processors.

As address pointers, individual scratch-pad registers in the array are selected by any one of three 4-bit registers, so that the contents of any address can be directed to any one of three destinations. As data pointers, the 16 scratch-pad memories are equally flexible. They can be used either to indicate a location in memory or as pointers to support a built-in direct-memory-access function.

The only other C-MOS microprocessor is Intersil's 12-bit device. By using the same software as the PDP-8A, the device lets users of that popular computer implement their systems in low-power easy-to-use C-MOS technology. The 40-pin package has an instruction capacity of about 40, can access 32-k bytes of external memory, and can control 64 I/O parts. For the 1600, Intersil plans to supply a complete set of C-MOS peripheral devices, such as C-MOS ROMs, RAMs, and UARTs.

Two n-channel 8-bit microprocessors that have begun to make headway for general-purpose applications are the Signetics Corp. 2650 and the MOS Technology Inc. 6500 family of microprocessors. The Signetics part, available only in sample quantities about a year ago, lately gained momentum—especially in Europe, thanks in part to Philips' recent acquisition of Signetics.

The 2650 is a single 5-V parallel 8-bit binary processor capable of performing 75 instructions in a machine cycle time of 2.4 microseconds, which puts it in the same general class as the 8080 and 6800 families. The chip can address up to 32 kilobytes of external memory (compared to 65-k for the others). But its ability to execute variable-length instructions makes it somewhat more efficient, since a one- or two-byte instruction may often be used for memory addressing. Moreover, most instructions require only 6 of the first 8 bits, so the remaining bits can be used for the register field.

MOS Technology's family is unique in that it includes a number of software-compatible microprocessor chips differing primarily in the amount of memory they can address. The 40-pin 6502 can handle 65-k bytes of

What it costs

Like all semiconductor chips, microprocessor prices are coming down. Here's a rough guide to how much it costs to do some typical jobs at today's prices (in appropriate volumes)

Job	Number of packages	Cost
General-purpose minicomputer emulation	30 and up	$1,000
Dedicated minicomputer	20–30	600
Process controllers	15–20	400
Smart terminal (i.e. communications, etc.)	10–15	300
Complex general controllers (i.e. traffic lights, medical, machine tool, etc.)	10–15	200
Complex peripheral controllers, industrial	10	150
Point-of-sale terminals	10	150
Games, instruments, etc.	5–10	75
Simple controllers, hobby gear, appliance control	1 or 2	10



8. Independence. Rockwell's PPS-4/1 handles many controller jobs almost by itself. Microwave oven controller (a) needs only an 8-bit latch to drive the high-current oven gear. Two PPS-4/1s (b) handle more complex systems like cash registers.

memory, as well as a large number of real-time interrupts, putting it in the class of the 8080 and 6800 families. For smaller systems, there's the 6503, a 28-pin device capable of addressing 4-k bytes while accommodating two interrupts. The 6504, also a 28-pin package, can address up to 8-k bytes of RAM and handle one interrupt, and the 6505, a 28-pin package, can address 4-k bytes with one interrupt.

All the chips are single 5-V depletion-load devices with on-chip clocks that operate with very fast 1-microsecond cycle times. Moreover, all can handle 55 instructions, have 13 addressing modes, contain true indexing capability, and come with direct memory access. And, since all the parts use the same software, they allow a user to tailor his microprocessor selection to the size of his system.

Recently, MOS Technology has announced several peripheral chips that work directly with the processor chips. There's a combination RAM/ROM chip (6530)—the first to incorporate RAM, ROM, I/O, and an interval timer on a single chip. It contains 1-k byte of ROM, 64 bytes of RAM, and two 8-bit bidirectional peripheral interface ports. The timer is programable from the CPU and has interrupt capability. Two other versions have no ROM but twice the RAM content.

The only single-chip 8-bit bipolar microprocessor on the market is the SMS 300, from Scientific Micro Systems Inc., Mountain View, Calif. A recently introduced version cuts the original cycle time by 20% to 250 ns, so that the device can now, for example, directly control double-density floppy-disk units.

More performance

The 8-bit microprocessor has undoubtedly caught on—it fits many of the controller and medium-sized data-handling jobs that formerly went by default to minicomputer designs. But the 8-bit word length can be a handicap for large systems, where big bytes of memory must be processed, or in high-performing data-acquisition systems where speed and high resolution are needed. This is where the 16-bit microprocessor comes in: its 16-bit words reach external memory locations two bytes at a time, while its long words can easily accommodate the 10-, 12-, and 14-bit converter resolution that's standard for most systems.

National Semiconductor Corp. was the first semiconductor manufacturer to recognize the value of the 16-bit systems. In fact, the industry's first microprocessor above the 4-bit level was National's IMP-16, introduced in 1973 and still a viable product today. (The company is redesigning the IMP-16 with bipolar technology for ten times faster performance.) Though among the most powerful and flexible, the IMP does, however, need rather a large number of chips to implement most systems—the CPU alone uses five. The company therefore began working on a single-chip version of IMP, producing another industry first—the one-chip 16-bit PACE.

The first 16-bit CPU on a chip

PACE is software-compatible with IMP and retains many of its features. Like IMP, PACE provides 16-bit instruction and address processing plus a choice of either 8-bit or 16-bit data processing. In addition, many CPU-related operations, for which IMP needed external TTL packages, are included in the 40-pin PACE chip—for instance, status and control registers, instruction branching, interrupt logic, and clock generation (although some clock logic is still needed). Thus, a six-chip PACE system, including a ROM for program control and four 1,024-bit RAMs with on-chip latches for data storage, can run a powerful data-processing terminal containing 16-kilobits of program storage and 4-kilobits of data RAM. Such a terminal would previously have needed either dozens of TTL packages or, in an 8-bit micro-

processor-based designs, longer programs, more memory and more interface chips.

Indeed, because its 16-bit capability can process two 8-bit words at a time, PACE can supply faster throughput to many designs now using 8-bit microprocessors. Moreover, a 16-bit system can work with shorter programs using less memory. Clearly, a user must analyze all system requirements—program length, memory, and peripheral functions—before he can be certain whether an 8- or a 16-bit design is better for his purposes.

For example, in complex, high-speed, data-processing terminals or in large point-of-sale and industrial process-control systems, an 8-bit CPU system may require double-precision arithmetic to attain the necessary data accuracy. Moreover, in 8-bit designs, multiple registers must be provided if 16-bit memory addresses and multiple accesses to memory are used to fetch multibyte instructions.

Besides PACE, National supplies a set of matched LSI chips that hook onto a TTL-compatible PACE bus system. A typical PACE system is shown in Fig. 6. Included in the family are a system timing element, for generating the clock signals, and a bidirectional transceiver element, for converting PACE's p-channel MOS signals to the TTL levels required by the TTL bus line. (These level converters will be eliminated in n-MOS versions of PACE that are in development.) Since the address and data lines are multiplexed on the PACE CPU, there are also an interface latch element, actually an 8-bit-wide demultiplexer that selects and retransmits data outputs, and an 8-bit address latch element, which does the same demultiplexing job for the address outputs. These system-matched components, together with external ROM and RAM, form the PACE 16-bit system. No TTL parts are needed for most system designs.

Designed for power

An even more powerful 16-bit microprocessor is Texas Instruments Inc.'s 9900, which was designed for TI's minicomputer division and is now available on a microcomputer board or as a lone chip. Its use of advanced n-channel processing results in very fast (3-megahertz) clock operation, and its minicomputer-like CPU design results in efficient register-to-register computation and direct memory-to-memory data transfer.

This method of handling data permitted the 9900 designers to remove from the chip all general-purpose registers, along with their associated 16-bit parallel buses (Fig. 7). Their functions are instead assigned to locations in external RAM, and room is made available for several powerful special-purpose registers—accumulators, pointers, index registers and the like.

This configuration has several advantages. For one, the incorporation of working registers in memory produces a memory-to-memory architecture that makes for very flexible programing. For another, the beefed-up special-purpose or housekeeping registers enable the CPU to handle up to 17 interrupts, 15 of them external plus two pre-defined ones. (Four bits in the status register store the priority of the interrupt currently being serviced.) Also, seven addressing modes are available.

Finally, the 9900 has separate address and data bus lines so that external demultiplexing devices are not needed, unlike in the PACE system. The chip operates efficiently with standard memories and many standard peripheral circuits, whether TTL-compatible MOS packages or standard TTL circuits.

Clearly the architecture of the 9900 is fundamentally different from most 8-bit general-purpose processors, including the 8080 and 6800. Whereas the 8080 employs conventional stack architecture, with the program and data spaces in external memory, the 9900 puts not only the program and data spaces but also the general-purpose registers in external memory. There are two basic advantages to such an architecture, especially for large systems. First, the number of workspace register files is not fixed, as it is on the 8080. Second, interrupt handling can be very fast, since all data used in program execution is contained in memory.

Another 16-bit microprocessor gaining in popularity is General Instrument Corp.'s CP1600. It's a more conventional general-purpose CPU that can handle instruction cycles about as fast as the 9900, but keeps its working registers on the CPU. These eight 16-bit registers operate either as accumulators or as memory stack pointers, in this respect behaving very much as in RCA's 1802 8-bit design.

A strength of the CP1600 is its sophisticated interrupt system which yields fast service but has low hardware and programing overhead. Both interrupt servicing and priority programing within the CPU are handled by stack processing on command from the stack pointer.

Finally, in the 16-bit area, the Western Corp. MCP 1600 microprocessor, which originally was designed for DEC's LSI-11 microcomputer, is also available as an independent device. Like the other 16-bit chips, it is an n-channel MOS device that can be microprogramed for control applications, or programed to emulate most minicomputers. It differs from the other 16-bit designs by its use of three matched LSI chips to make up the processor: a data chip (1611B), a control chip (1612B), and a ROM program chip.

The three chips are interconnected by an 18-bit microinstruction bus that provides bidirectional communications between them for address and instructions. An additional data-access bus uses a 16-bit port for communicating with memory, input/output devices, and other system components.

The one-chip controller

Even while microprocessor manufacturers are moving up into the 16-bit minicomputer region, others are extending the technology in the other direction to the stand-alone controller. These new self-contained single-chip controllers provide the cheapest solution to a host of small control applications—in appliances, low-cost instruments, such as digital thermometers, and gear that requires a minimal amount of data processing, such as calculators, gas pumps, cash registers, and scales. Since the level of performance required is not too high, even a single low-cost chip can contain enough CPU, program ROM, data RAM, and I/O capability to handle most small-to-medium controller applications on its own. TI and Rockwell already have 4-bit controller chips on the



9. New talents. Programable peripheral circuits are extending the capabilities of CPU-oriented microprocessor systems and at the same time simplifying them. The programable interrupt controller (a) can handle up to eight vectored priority interrupts, while the programable direct-memory controller (b) can access or deposit data directly from or into memory. Intel makes both for use with its 8080 family.

market, and other manufacturers are expected to announce 4- and 8-bit designs shortly.

But bear in mind, there is an overlap here. Clearly minimum-chip microprocessors, like the F-8, SC/MP, or the 9002, could be used to implement controller systems. But their processing power might be wasted in too small an application—they're better in configurations of at least two and usually three or more chips.

The first single-chip processor to have been designed specifically as a stand-alone controller is Rockwell's PPS-4/1. Several of these small microcomputers can also act as peripheral controllers in large systems, such as point-of-sale and communications terminals, to take the load off the central processors.

Each PPS-4/1 chip contains 10,752 bits of read-only memory, 384 bits of random-access memory, and 31 input/output ports. That's more on-chip I/O capability than is available on the single-chip 4-bit controllers originally developed for calculators. Also adding to the chip's versatility is a large set of 50 instructions and compatibility with Rockwell's older general-purpose PPS-4 and recent two-chip PPS-4/2 systems.

In more detail, the PPS-4/1's program memory is a 1,344-by-8-bit mask-programable ROM while a 96-by-4-bit RAM provides data, parameter, and working storage. Data is processed by the chip's accumulator, functioning as the primary register, and five-register arithmetic/logic unit, which, together with a carry register, combine to perform either binary arithmetic or decimal arithmetic.

The efficiency with which such a chip can serve a controller is illustrated in Fig. 8. The microwave-oven controller (Fig. 8a) needs in addition to the PPS-4/1 only an 8-bit latch chip for the oven's mechanical controls—blowers, stirrers, and so on. A 28-key matrix supplies the controller inputs, while the strobe signals from seven of the chip's data output channels operate the 6-digit display and indicator lights. The eighth data output runs the latch. One interrupt line provides real-time clock inputs for accurately measuring cooking time, and the other interrupt provides an interlock input for turning off the oven when the door is open.

The cash-register design (Fig. 8b) shows how two or more controller chips work in one system. Here one PPS-4/1 operates as the main controller, the other operates as the printer controller, and the two communicate over any of the input/output lines, helped by a 4-bit serial shift register tied to the serial I/O lines of both chips.

A more ambitious (and more expensive) single-chip design is Intel's soon-to-be-available 8-bit microcontroller, the 8048. The Intel chip will contain all the elements of a microcomputer—CPU, program ROM, data RAM and I/O. But it will be both more powerful, because it contains an n-channel 8-bit ALU for handling over 80 instructions, and more flexible, because its on-chip control ROM is programable and alterable by the user. (Intel will also supply an unalterable version.)

The chip's PROM, a 1,024-by-8-bit configuration, is similar to the company's recently introduced 2708 erasable read-only memory, which the user can erase with ultraviolet light. Erasability has distinct advantages. Not only can a system designer program his ROM on the bench as his design progresses, but he may update or change that program at any time afterwards without exchanging one chip for another.

Besides the ALU, data registers, and PROM, the chip contains a 512-bit static RAM for scratch-pad data handling, a programable interval timer, and I/O channels. Moreover, it can address up to 2,048 bits of external RAM. Thus, a designer can use either the 8048's own 64 bytes of RAM in stand-alone controller applications or an external 256 bytes of RAM in more complex systems.

Besides being useful as a stand-alone controller, the 8048 works well as a peripheral controller in 8080 distributed processing systems. The powerful 8080 CPU chip acts as the main microprocessor, handling the central computation and providing the control signals needed to run the peripheral controllers and programable I/O and interface circuits. In point-of-sale systems, for example, several 8048s would provide the control logic for cash registers, credit-card validators, and inventory accounting, while the 8080 would handle the number crunching and central processing operations.

While Intel alone will offer a field-programable 8-bit controller, other suppliers are developing mask-programable devices. Rockwell, for example, will soon have a one-chip software-compatible controller (PPS-3/1) for its PPS-8 product line, and National is developing a single-chip SC/MP system. Fairchild will offer a one-chip 3860 controller for its F-8 line. Fairly typical of this class, the 3860 will have 2 kilobytes of ROM, 64 bytes of RAM, 32 I/O ports, interrupt capability, programable timer, clock circuit, and power reset.

The bottom line: calculator types

Texas Instruments led the way in making the TMS 1000—originally developed for its line of programable calculators—available as a stand-alone microcontroller. Now other calculator firms, such as Rockwell and National, are preparing calculator-type controller chips. Generally smaller and cheaper than the more powerful stand-alone 4- and 8-bit controllers, they work best in slow-input equipment, like keyboards or clocks.

But the TMS 1000 is still quite powerful. Introduced about 18 months ago, the p-MOS device is in heavy demand as a high-volume low-cost 4-bit serial controller. Several software-compatible versions are available: a 28-pin TMS 1000 with 1,024 bytes of ROM and 64 bytes of RAM; a 40-pin TMS 1200 with more I/O; the TMS 1070 and TMS 1270, which have high-voltage output capability for directly driving displays, and the TMS 1100 and TMS 1300, which have twice the memory of the others. It also plans enhanced n-channel versions.

National's line of 4-bit calculator-type controllers will start at the high performance end with the MM7581 and 5782 chip set. The first chip has 2-k bytes of ROM, ROM address and control logic, and some I/O, the second chip contains the ALU, a programable-logic-array instruction decoder, a 160-by-4-bit RAM, some RAM registers, and a serial I/O port. A lower-priced single-chip combination, the MM5799, will offer 1,536 bytes of ROM and 96 by 4 bits of RAM, and last in line will come a very low-priced MM5734, with less memory.

Rockwell's calculator-like controller line is aimed at applications below the capability of its single-chip PPS-4/1 controller. Coming soon is the A76XX, which will have about half the PPS-4/1's ROM and RAM capability and a slightly smaller instruction set. It is intended to sell in the $5, high-volume range.

I/Os with intelligence

While microprocessor suppliers are answering the call for lower-cost controller chips on the one hand, they are also satisfying the demand for more I/O and peripheral flexibility in general-purpose systems. Rockwell, for example, has paid close attention to I/O and peripheral support. In its PPS-8 family, besides the CPU chip, clock generators, and memory modules, there are a general-purpose I/O chip, parallel-data, serial-data, direct-memory-access and printer controllers, a telecommunications data interface, as well as a general-purpose keyboard/display and floppy-disk controllers, the last compatible with IBM's floppy disks. Again, all work directly on CPU control at system clock and voltage levels.

Motorola and Intel have been actively adding power and flexibility to their general-purpose I/O and peripheral devices. Since these chips can operate at TTL voltage levels, they will undoubtedly find markets outside of those of their families, especially with the new bus-oriented n-channel microprocessors.

The peripheral devices in Motorola's 6800 system have found wide acceptance in the industry. Included are the peripheral interface adapter, the asynchronous communications interface adapter, and the low-speed modem. Working with the CPU (or MPU, as Motorola calls it), ROM and RAMs, all on a single 5-V supply, these peripheral chips can implement many systems with a minimum of packages.

Intel's new 8080 peripheral devices have stirred interest because they are all software- or I/O-programable. These programable chips complement a large number of I/O devices, both TTL and MOS, that already are available, including an 8-bit I/O port, one-of-eight decoders, a priority interrupt control unit, and a 4-bit bidirectional bus driver.

Two of the programable chips are already available, a peripheral interface and a communications interface. Three others are coming, a programable interval timer, DMA controller, and interrupt controller (Fig. 9). The interrupt controller can handle eight levels of requests, and is expandable to configurations of up to 64 levels. The interval timer is actually a group of three indepen-

Parameter	AMD Am2900	MMI MMG701	Intel 3002	TI SBP0400
Slice width	4 bits	4 bits	2 bits	4 bits
Functions of arithmetic logic unit	8	8	about 6	16
Number of microcode control inputs	9	8	7	9
Working registers	17	17	11	9
Two address operation	Yes	Yes	No	No
Independent shift and arithmetic	Yes	Yes	No	Yes
Cycle time (register to register, read, modify, write)	100 ns	200 ns	150 ns	1,000 ns
Technology	Low power Schottky	Schottky	Schottky	I^2L
Power dissipation (4 bits)	0.92 W	1.12 W	1.45 W	0.13 W
Pin connections (4 bits)	40	40	56	40



10. However it's sliced . . . In AMD's 2900 family of high-performance bipolar chips, the 4-bit processor slice is the key element in minicomputer configurations. The powerful 11-chip system can handle 16- or 32-bit-wide words for data-processing equipment.

dent 16-bit counters driven simply as I/O ports—instead of setting up timing loops in system software, a programer can now satisfy his system timing requirements with a single chip.

Bit slices and microcomputer boards

While the MOS single-chip microprocessors are dominating control and data processing in small, medium-performance systems, the bipolar processor slices are taking on the tough process-control and high-speed controller jobs now handled by minicomputers.

Unlike MOS designs, a bipolar bit slice is only a section of a central processing unit. It is not intended to operate alone. A 16-bit computer design requires eight 2-bit slices or four 4-bit slices for the CPU, plus a host of peripheral input and output packages. These are usually standard TTL circuits, which are not available in low-cost LSI form and therefore add considerably to the cost of the system. Finally, bit-slice-processor designs generally require a lot of external memory—up to 64 kilobytes and more—and memory is expensive. In fact, a typical minicomputer CPU using the slice technique may need 15 packages costing about $300.

Nevertheless, bit-slice activity is humming along, with several families already on the market.

- For stand-alone controls and minicomputers there's TI's integrated-injection-logic low-performance 4-bit processor slice. This chip, with 1,500 gates operating at delays of 25 nanoseconds, works with TI's existing family of TTL LSI processor parts. In addition, a 4-bit Schottky TTL slice is to be introduced shortly, increasing speeds into the 1-to-10-nanosecond range.
- For high-speed processors and fast minicomputers there are the 2-bit and 4-bit Schottky TTL slices produced by a growing number of bipolar-circuit manufacturers (Fairchild, AMD, MMI, Raytheon, and Intel). These generally emulate existing minicomputers.
- Finally, there are the highest-performing emitter-coupled-logic processor slices for the control of big mainframe memories. Motorola has already announced a 4-bit ECL processor slice using its ECL 10K technology.

All this performance and flexibility do not come free. Bit-slice microprocessor designs are considerably more expensive than those built with MOS microprocessors.

The major asset of the bipolar LSI families is their processing power, which is far greater than that presently available from MOS microprocessors. By packing their processing power on several matched LSI chips, they are easily expandable to 16-bit or even 32-bit word lengths, and they can be microprogramed to handle the most powerful high-level instruction sets available.

No matter how different each new bit-slice system may appear, certain circuit blocks are common to them all. Besides the processor slice itself, there are the functions of control register, timing, slice-memory interface, and carry look-ahead. The control register always contains the logic necessary for microprogramable control. It includes a 2- or 4-bit-wide data path, which can be expanded to larger words, plus enough storage and logic to address and control the memory circuits. It can also handle status, branching, and interrupt functions.

the arithmetic/logic-unit block. The computational logic sits side by side with data routing paths and the input/output ports that handle the control-register inputs and memory outputs. The timing function ties the other functions together by providing the various clock phases needed to drive all parts of the system.

But the systems generally differ in capability and speed (see table on p. 96). Almost in dead heat are the AMD 2900 and MMI 6700 designs. More points go to the AMD system, which can operate twice as fast off less power. Nevertheless, with 17 working ALU registers and two address operations, both systems offer the digital designer a large measure of high-quality design capability at very reasonable costs.

AMD's 4-bit slice is typical of processor-slice architecture, since it includes a high-speed ALU, a 16-word-by-4-bit two-port RAM (to handle the two-port address configuration), and all the associated circuit blocks for shifting, decoding and multiplexing. Crucial to the layout is the 9-bit microinstruction word-decode block that selects the ALU source operands, the required ALU function, and the ALU destination registers. Thus configured, the microcontroller can be cascaded either with full look-ahead logic capability or with ripple carry. Also, it has three-stage outputs, and it can provide various status flag outputs directly from the ALU.

Double address operation is made possible on the CPU chip by the two-port RAM and an ALU fast enough to handle concurrent input sequences in turn without slowing up the system. Essentially, any of the 16 words of the RAM can be read from one of its ports and [illegible] control of the address field input selector. Meanwhile, data from the other port is being read with the same code. Both data groups then appear simultaneously at the RAM port output for ALU processing.

Only 11 AMD chips are required to implement a typical central processing unit (Fig. 10). Four distinct data-processing functions are needed—the microprocessor slice, the I/O bus interface transceivers, the microprogram control, and the CPU control, including priority interrupt—plus whatever main memory is needed. These 11 chips replace about 200 TTL packages.

Motorola's LCL 4-bit-wide CPU chip design is sliced parallel to the data flow so that it, too, is fully expandable. The advantage of this approach is that the system can be extended both laterally to any bit length in increments of 4 bits and vertically. This kind of ECL pipe-line design achieves very high data throughput—rates of under 50 ns.

Configured somewhat differently from the Schottky TTL units, the slice contains a mask-programable latch network, the ALU, an accumulator, the shift network, input and output bus controls, and associated interconnections. This configuration copies most mainframe controller designs built with hardwired ECL packages.

To build or to buy?

Of course, engineers do have an alternative to putting together their own microcompaters from what might be a bewildering array of competing devices. For a reasonable cost (considering the design time, assembly, and testing), packaged microcomputer boards are available from essentially three types of sources:

- Semiconductor companies themselves are offering prototype boards and single-board microcomputers and microprocessors. Most notable examples are Intel's 8-bit SBC 80/10 [*Electronics*, Feb. 5, p. 77] and Texas Instruments' 16-bit 990/4 based on the 9900.
- Minicomputer manufacturers, growing concerned about the impact of the microprocessor on their low-end OEM business, have extended their lines downward. Their major weapons in this battle will be the quantities of development software that they have built up over many years and their ability to offer customers the option of moving upward to more complex systems while still maintaining software compatibility.
- Independent manufacturers of logic modules, such as PCS Inc., Flint, Mich., Pro Log Corp., Monterey, Calif. and Control Logic Inc., Natick, Mass., are offering microcomputers based on popular types of microprocessors (mostly the 6800, 4040, and 8080). There is also a host of smaller manufacturers who, having designed a microcompater for internal use, have decided to try the microcomputer business. (With a microprocessor, almost anyone can call himself a computer manufacturer—and some of these companies will survive.)

There are many cost factors that may escape an engineer's notice in his flush of enthusiasm to get into microprocessor system designing. Besides extra hardware, he should also consider cost of software development, prototype test, incoming inspection, documentation,

---

[illegible]

An alternative to either buying microprocessors and designing your own system or buying fully packaged microcomputer boards is to buy an evaluation parts kit. They're available from all the semiconductor manufacturers as well as many independent sources. You can use them to familiarize yourself with a device before committing to it, and they can even be used for short production runs.

The kits typically include a CPU chip, a programable ROM chip, a RAM chip, I/O interface devices, additional circuits to complete the computer, and a printed-circuit board. Some semiconductor vendors also offer self-teaching aids, such as RCA's Microtutor, MOS Technology's KIM-1, and Texas Instruments' learning module. Such units will help an engineer learn machine language.

Another type of source is an electronics distributor. Cramer Electronics, for one, commissioned Microcomputer Technique Inc., Reston, Va., to design a set of parts kits called Cramerkits. Present versions use some of the most popular microprocessor types: several manufacturers' 8080s, Motorola's 6800, Texas Instruments' 9900, RCA's 1802, and Mostek's F-3.

Also, don't overlook the growing number of suppliers of hobby kits, such as MITS Inc., Albuquerque, N. Mex., with its Altair computers—the 8800, based on the 8080, and the 680, based on the 6800. MITS, in fact, is also active in software development, having recently introduced a version of the Basic language for interactive use on its computers.



11. Minicomputer maker's answer. Digital Equipment Corp.'s LSI-11 is a microcomputer built around custom MOS LSI chips. A member of the PDP-11 family, it runs the standard software.

production equipment, and special test equipment.

What an engineer must decide is whether he can do the same design job, and manufacture, test, and support his own microcomputers for less than he would have to pay for someone else's microcomputer. Intel, for example, sells its SBC 80/10 for $295 in quantities of 100 (single units are $495). Included, at that price, are the 8080A CPU, 1 kilobyte of RAM, sockets (only) for 4 kilobytes of ROM, two 8255 I/O devices allowing 48 programable I/O lines, and interfaces (an 8251 serial interface device for a programable communications line and interfaces for an RS-232 peripheral or a teletypewriter, plus clock circuitry and TTL circuits that are needed to complete the computer).

Texas Instruments, which has been in the minicomputer business for years, put it all together late last year when it sprung its 9900 16-bit microprocessor, and at the same time announced the 990/4 single-board microcomputer based on the 9900. For $512 in quantities of 50, the 990/4 has the following major features: 8 kilobytes of memory, sockets for 2 kilobytes of programable ROM or static RAM, and I/O interfacing through its communications register unit (CRU).

On the minicomputer front, Computer Automation Inc., Irvine, Calif. was an early entry with its Naked Mini, the LSI 3/05, built with TTL Schottky circuits. Although it does not use a microprocessor *per se*, its cost puts it in the same ballpark with many of the other one-board minicomputers. The CPU is built on a standard RETMA half-board and sells for $295 in single units. With 1,024 bits of memory on another half board, the cost comes to about $400. Computer Automation is proudest of its I/O interfacing scheme, which uses microprogramable circuitry to tailor the I/O lines to any type serial or parallel peripheral device.

Digital Equipment Corp.'s LSI-11 is a 16-bit unit built around four MOS microprocessor chips custom-manufactured for DEC by Western Digital Corp. (But the Maynard, Mass., firm will probably soon begin its own production of the chips to serve as its own second source.) The LSI-11, at $634 in 100 quantities, has a 4-kiloword RAM, a parallel I/O bus port, and other CPU circuitry on an 8.5-by-10-inch board. Aside from having the full weight of DEC's reputation behind it, the LSI-11 also has the full range of PDP-11 software going for it. More than about 20,000 PDP-11s of various sizes are in use, and it is a familiar computer in many OEM plants.

The latest minicomputer manufacture to slip in a one-board computer at its low end was Data General, Southboro, Mass. For its microNova, Data General is making its own 16-bit n-channel microprocessors in its Sunnyvale, Calif., semiconductor facility. As a member of the Nova family, the microNova runs all the already developed software. With 4 kilowords of memory, it sells for about $570 in 100 quantities. Data General also says it will sell the microprocessor and memory chips separately, but this does not necessarily put the company in direct competition with semiconductor manufacturers. Users will likely first buy the complete boards. Later, when the volume justifies it, or when a different form factor is needed on the printed-circuit boards, the user will buy the chips, and assemble and test his own boards, still maintaining software compatibility.

At the other end of the microcomputer spectrum lie boards produced by the independents. Pro Log, for example, says it has the only logic processor system priced below $100 (it's $99 in quantities of 500). The system, PLS-401A, is a 4004-based system that includes a crystal clock, 80-character RAM, 16 lines of TTL input, 16 lines for output, and sockets for 1,024 words of memory. Pro Log essentially spans the Intel microprocessor line, offering computer boards with the 4040, 8008, and 8080, but it also has a 6800 board. □

If you want to know more . . .

Most of the major microprocessors have been covered in the pages of *Electronics*.

Intel 4004: "Standard parts and custom design merge into four-chip processor kit," April 24, 1972, p. 112.

Motorola 6800: "N-channel MOS technology yields new generation of microprocessors," April 18, 1974, p. 88.

Intel 8080: "In switch to n-MOS, microprocessor gets 2-μs cycle time," April 18, 1974, p. 95.

Rockwell PPS-8: "Fast 8-bit microprocessor is versatile," June 27, 1974, p. 149.

National PACE: "Single-chip microprocessor employs minicomputer word length," Dec. 26, 1974, p. 87.

Fairchild F 8: "Four-chip microprocessor family reduces system parts count," March 6, 1975, p. 87.

Toshiba TLCS 12: "Twelve-bit microprocessor nears minicomputer performance level," March 21, 1974, p. 111.

Intel 3000: "Bipolar LSI computing elements usher in new era of digital design," Sept. 5, 1974, p. 89.

Texas Instruments SBP0400: "IFL takes bipolar integration a significant step forward," Feb. 6, 1975, p. 83.

Monolithic Memories 6701: "Schottky-TTL controller put on a chip," March 7, 1974, p. 159.

National SC/MP: "Scamp microprocessor aims to replace mechanical logic," Sept. 18, 1975, p. 81.

Additional information on software and design is provided in:

"Designing with microprocessors instead of wired logic asks more of designers," Oct. 11, 1973, p. 91.

"High level language simplifies microcomputer programming," June 27, 1974, p. 105.

"PLAs enhance digital processor speed and cut component count," Aug. 8, 1974, p. 109.

"Preparation the key to success with microprocessors," March 20, 1975, p. 101.

"Microcomputer-development system achieves hardware/software harmony," May 29, 1975, p. 95.

"The 'super component' the one-board computer with programmable I/O," Feb. 5, 1976, p. 77.

CHAPTER 3
THEORY OF OPERATION

Now that you have assembled the structure of the SDK-80 it is time to discuss the internal composition of the design. We will do this by presenting the functional organization of the SDK-80 logic and, in the process, bring in the decisions that you, as the user, must make before completing the kit.

Figure 3-1 is a functional block diagram of the SDK-80. It has been purposely drawn as simple as possible in order to give a basis for discussion. You will note that this figure shows only the major signals in the unit. For this reason, some occasional reference to the SDK-80 schematics (Appendix B) will be in order.

The text to follow describes each of the elements in the block diagram.



Figure 3-1. SDK-80 Functional Block Diagram.

SYSTEM BUSSES

The SDK-80 logic is built around three system busses: the data bus, the address bus and the control bus. All of the MCS-80 components communicate via these three busses.

The system busses can be selectively enabled/disabled from the user system if the board is jumpered for that capability. Bus enable jumpering is described in the System Bus Enable section of Chapter 4.

Each bus is more fully described in the 8080 Microcomputer Systems User's Manual.

RESET SWITCH

The Reset Switch gives you the capability of forcing a reset to the SDK-80 logic at any time. When the switch is pressed, the Clock Generator will send a RESET signal throughout the system. The Reset Switch should be pressed each time you power-up the system.

CLOCK GENERATOR AND CLOCK CRYSTAL

The 8224 Clock Generator provides the primary timing to the system. It generates the high-level clocks necessary to drive the 8080A CPU, synchronizes the READY signal into the CPU, and transmits the power-up (and Reset Switch) reset signal.

Ø1 and Ø2 Clocks

Ø1 and Ø2 are 2.048 MHz clocks for the CPU. They are derived from OSC using an internal divide-by-nine function.

RESET Signal

RESET is the primary reset signal to the system logic. It is asserted both at power-up and when the Reset Switch is pressed. RESET clears the CPU, disables the RAM Decoder, and resets the USART. RESET is available to the user system at pad V.

READY Signal

READY can provide a synchronized READY to the CPU, derived from an external asynchronous RDYIN signal (pad P).

OSC Signal

OSC provides an 18.432 MHz input to the Baud Rate Generator. This 18.432 MHz rate was chosen for two reasons. First, it permits the 8080A CPU to run at very close to its maximum speed. Second, it is a convenient rate to use in designing a simple, but highly stable, Baud Rate Generator.

$\overline{\text{STSTB}}$ (Status Strobe) Signal

At the beginning of each machine cycle, the CPU issues status information on its data bus. $\overline{\text{STSTB}}$ causes the 8228 System Controller to store this information into its status latch. $\overline{\text{STSTB}}$ is available to the user system as $\overline{\text{STATUS STROBE}}$ at pad J.

8080A CPU

The 8080A CPU is thoroughly described in the Intel 8080 Microcomputer Systems User's Manual and need not be repeated here.

The CPU clocks, Ø1 and Ø2, will be supplied (at 2.048 MHz) by the Clock Generator.

The data bus will interface directly to the System Controller and the address bus will enter the system through the Address Buffers, if applicable.

There are two separate jumper-wire options with the CPU. The first option allows an external HOLD signal to be presented to the CPU via pad R. The second option allows an external READY signal to force a Wait state in the CPU. It should be pointed out, however, that the 8080A and SDK-80 memory chips have been designed to operate without Wait states. The option permits you to force a Wait if desired, though. Both of these jumper options are described in the Hold And Wait Options section of Chapter 4.

SYSTEM CONTROLLER

The 8228 System Controller generates the control bus signals that provide read and write functions for I/O and memory.

They are available to the user system as shown below:

- $\overline{\text{I/O W}}$ is at pad E
- $\overline{\text{I/O R}}$ is at pad L
- $\overline{\text{MEMW}}$ is at pad U
- $\overline{\text{MEMR}}$ is at pad T

The System Controller also buffers the data bus.

Interrupt

A single-level interrupt structure is provided such that whenever pad H ($\overline{\text{INT REQ}}$) is

grounded, the System Controller causes a Restart instruction (RST 7) to be inserted into the CPU. This feature provides a single interrupt vector without using additional components, such as an interrupt instruction port.

Multiple level interrupts will require additional chips to be installed into the wire-wrap area.

ADDRESS BUFFERS (OPTIONAL)

The 8212 Address Buffers are not included in the System Design Kit, but must be added if more than a nominal amount of memory (more than 1024 bytes of RAM and more than 4K bytes of PROM) is used. The Address Buffers are tri-state TTL buffers that provide 15mA drive.

The address bus level can be forced to the high-impedance state by inputting a high level on pad S (SYSTEM BUS ENABLE), if the board is jumpered for this capability.

SDK-80 MEMORY

The SDK-80 has two types of memory. Its PROM Memory can accomodate from 1K to 4K bytes, where the lower 1K bytes are dedicated to the system monitor. Its RAM Memory can accomodate from 256 to 1K bytes, in which all but the uppermost 30 bytes (addresses 13E2-13FF) are useable by your system. Figure 3-2 is a map of SDK-80 memory.



Figure 3-2. SDK-80 Memory Map.

PROM DECODER AND PROM MEMORY

The SDK-80 can accomodate up to four 1024x8 Electrically Programmable Read Only Memory (PROM) chips. Two of these chips are supplied in the System Design Kit.

The 8708 that installs into board location A14 has been pre-programmed with the SDK-80 system monitor.

The 8708 that installs into board location A15 can be used to hold a program that you have developed and checked out in RAM.

Locations A16 and A17 are useable for additional PROMs if required.

The 8205 PROM Decoder selects the PROM chip being addressed. Figure 3-3 shows the PROM address format.



Figure 3-3. PROM Address Format.

RAM DECODER AND RAM MEMORY

In the standard configuration, the SDK-80 can accommodate up to eight 256x4 Static MOS Random Access Memory (RAM) chips. Two of these chips are supplied in the System Design Kit, so users requiring only 256 bytes of memory need not install additional RAM chips.

The 8205 RAM Decoder selects the RAM chip pair being addressed. Figure 3-4 shows the RAM address format.



Figure 3-4. RAM Address Format.

RAM access is disabled whenever the RESET signal from the Clock Generator is asserted.

BAUD RATE GENERATOR

The Baud Rate Generator circuit supplies the transmitter and receiver clocks to the I/O Communication Interface. This circuit is made up of three IC chips: one 93S16 and two 74161s.

The Baud Rate Generator takes the 18.432 MHz OSC signal from the Clock Generator and, by internal division, generates a series of signals which represent baud rates between 75 and 4800. The baud rate that will be presented to the I/O Communication Interface is determined by jumper-wiring or a rotary switch. This selection will be discussed in the Baud Rate Selection section of Chapter 4.

I/O COMMUNICATION INTERFACE

The 8251 I/O Communication Interface is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) chip that accommodates any data communications required by the SDK-80 system. The I/O Communication Interface can accept parallel data from the data bus and send it serially to an external device. It can also accept serial data from an external device and put it onto the data bus in parallel form when eight bits have been collected. Figure 3-5 shows the address format for communications.

The baud rate at which the I/O Communication Interface will transmit and receive data is governed by the Baud Rate Generator.

The I/O Communication Interface circuit on the board also includes some jumpers that select the communication input/output level. Any of three levels may be selected.

- RS-232 level, which is typically used for CRT applications
- Current-loop level, for TTY applications
- TTL level.

The input/output level jumpering is discussed in the Communication Level Selection section of Chapter 4.

PERIPHERAL INTERFACES

The 8255 Programmable Peripheral Interfaces provide the user's primary access point to the SDK-80 data bus. One 8255 chip is supplied in the System Design Kit.



Figure 3-5. I/O Communication Interface Address Format.

Each Peripheral Interface chip provides three 8-bit parallel I/O ports, each of which is independently addressable. Figure 3-6 shows the address format for I/O port selection.



Figure 3-6. Peripheral Interface Address Format.

The output pins of the Peripheral Interfaces are totally uncommitted and may be jumper-wired to best suit your particular application. For example, they might be wired directly to the interface plugs or, alternately, they might be wired to standard TTL buffers in the wire-wrap area before coming back to the plugs. This wiring is further discussed in the Output Wiring section of Chapter 4.

CHAPTER 4
FINAL ASSEMBLY AND CHECKOUT

At this point in the manual you should have completed the preliminary assembly and read the theory of operation. You can now finish the board assembly and begin a checkout sequence.

JUMPER-WIRING THE BOARD

The SDK-80 is designed to be used in virtually any evaluation application and can be jumpered to suit your particular requirements. These questions will help you decide what jumpers are needed:

1. Will you ever want the CPU to enter a Hold or Wait state?
2. Will you ever want to disable the system busses?
3. What type of input device will you use to communicate with the SDK-80 (e.g., CRT, Teletype)?
4. What is its baud rate?
5. Will you be using 8212 Address Buffer chips?
6. What kind of information will be transferred to/from the SDK-80?

If you have a fairly good idea of the answers to all of these questions, you are ready to start jumper-wiring the board. The scrap leads that have been cut from previously-installed resistors are a good source of jumper wire. However, use 22-gauge insulated wire in situations where any jumpers may make contact with each other.

Hold and Wait Options

The SDK-80 is designed to run without Hold or Wait states. However, a jumper-wire option is available to give either capability.

- ☐ To disable the Hold state, wire J5-2 to J5-3.
- ☐ To enable the Hold state, wire J5-1 to J5-2.
- ☐ If READY is to force an 8080 Wait state, wire J5-8 to J5-9. If not, wire J5-8 to J5-7.

System Bus Enable

One jumper is available to make it possible to selectively disable the SDK-80 system bus.

- ☐ If the bus will be selectively disabled, wire J5-5 to J5-6.
- ☐ If the bus should remain enabled at all times, wire J5-4 to J5-5.

Baud Rate Selection

The communications baud rate can be selected in two ways, depending on the application. If only one baud rate will be employed, the rate can be selected by installing a single jumper wire. If two or more baud rates will be employed in the application, however, the Spectrol rotary switch installed in Chapter 1 will be used for this purpose.

- ☐ To select a fixed baud rate, jumper pad 29 to one of the pads 31-37 per Table 4-1.

Table 4-1. Baud Rate Selection Table.

Baud Rate	Wire Pad 29 To
4800	31
2400	32
1200	33
600	34
300	35
150	36
75 or 110	37

- ☐ For 110 baud, the standard Teletype rate, wire pad 4 to pad 5.

Communication Level Selection

Any of three communication levels can be selected: CRT, Teletype, or TTL. All serial data is passed through connector J3.

Table 4-2. Communication Level Jumper Table.

CRT Configuration Jumpers	TTY Configuration Jumpers	TTL Configuration Jumpers
23 to 24	23 to 26	23 to 25
17 to 18	18 to 19	17 to 18
9 to 10	10 to 11	12 to 13
13 to 14	13 to 14	2 to 3
2 to 3	1 to 2	20 to 21
6 to 8	7 to 8	
27 to 28	15 to 16	
21 to 22	21 to 22	

- ☐ Jumper wire pads 1 through 28 per Table 4-2
- ☐ If your system does not contain a modem, jumper pad A to pad B

Address Bus Jumpers

If you do not use 8212 Address Buffer chips on your SDK-80, the address bus must be jumpered across locations A11 and A12. In this situation, connect the following jumpers AT BOTH LOCATION A11 AND LOCATION A12. All jumpers should be installed form the circuit side of the board i e , **NOT the silk-screen side.**

- ☐ Jumper pad 3 to pad 4.
- ☐ Jumper pad 5 to pad 6.
- ☐ Jumper pad 7 to pad 8.
- ☐ Jumper pad 9 to pad 10
- ☐ Jumper pad 15 to pad 16
- ☐ Jumper pad 17 to pad 18.
- ☐ Jumper pad 19 to pad 20.
- ☐ Jumper pad 21 to pad 22

Output Wiring

Connector J3 is dedicated as a communications interface (see Table 4-3) and is, in fact, the only committed interface in the SDK-80 All other interfacing is at the discretion of the user.

For example, the 8255 Peripheral Interface might be jumpered directly to connector J1 or, alternately, might be jumpered to TTL buffers in the wire-wrap area before being passed to J1. Conversely, you might wish to add a switch array to the 8255 area in order to send data to the CPU

Your System Design Kit includes male connectors that mate with the female connectors installed at J1 and J3.

A group of control signals are available at the alphabetic-labeled pads in area two of the board. Table 4-4 identifies these pads.

Table 4-3. Pin Assignments for Communications Interface (J3).

J3 Pin	CRT Configuration	TTY Configuration	TTL Configuration
1			
2	CRT REC. DATA		TTL REC DATA
3	CRT XMIT DATA		TTL XMIT DATA
4			
5	+12 VDC		
6			
7	SIGNAL GND		SIGNAL GND
8	+12 VDC		
9			
10			
11			
12		TTY REC RETURN	
13		TTY XMIT	
14			
15			
16			
17			
18			
19			
20	+12 VDC		
21			
22			
23			
24		TTY REC	
25		TTY XMIT RETURN	

Table 4-4. SDK-80 Control Bus Pads.

Pad	Mnemonic	Description
A	$\overline{CTS}$	Clear To Send
B	$\overline{RTS}$	Request to Send
C	Ø2 (TTL)	2.048 MHz Clock
D	$\overline{DSR}$	Data Set Ready
E	$\overline{I/O\ W}$	I/O Write
F	$\overline{DTR}$	Data Terminal Ready
H	$\overline{INT\ REQ}$	Interrupt Request
J	$\overline{STATUS\ STROBE}$	Status is on Data Bus
K	OSC	18.432 MHz Oscillator
L	$\overline{I/O\ R}$	I/O Read
M	HLDA	Hold Acknowledge
N	$\overline{INTA}$	Interrupt Acknowledge
P	READY	Ready
R	HOLD	Hold
S	$\overline{SYSTEM\ BUS\ ENABLE}$	Enables Data Bus and Address Bus
T	$\overline{MEMR}$	Memory Read
U	$\overline{MEMW}$	Memory Write
V	RESET	Reset

INSTALLING INTEGRATED CIRCUIT CHIPS

You have now reached the point where you will start installing IC's in the board, but a few words are in order before you begin.

Special Precautions For Handling MOS IC's

The Kit's MOS IC's (8080, 8111, 8251, 8255, and 8708) are particularly susceptible to static electricity. They can be easily damaged if proper care is not taken in handling them. For this reason, the following steps should be adhered to as closely as possible:

1. All equipment (soldering iron, tools, solder, etc) should be at the same potential as the PW board, the assembler, the work surface and the IC itself along with its container. This can be accomplished by continuous physical contact with the work surface, the components, and everything else involved in the operation.
2. When handling the IC, develop the habit of first touching the conductive container in which it is stored before touching the IC itself.
3. Always touch the SDK-80's PW board before touching the IC to the board. Try to maintain this contact as much as possible while installing the IC.
4. Handle the IC by the edges. Avoid touching the pins as much as possible.
5. In general, never touch anything to the IC that you have not touched first while touching both it and the IC itself.

Aligning the IC Pins

The connector pins of Integrated Circuit chips are very fragile and can be easily pushed out of line. In fact, sometimes IC's will arrive with one or more pins out of line. Trying to install a misaligned IC is a hapless task and, worse, might cause permanent damage to the chip.

Aligning the pins of an IC is an easy job. Simply lay the IC on its side on your work surface, hold the chip by its body and exert enough pressure so that all pins are perpendicular to the body.

Chip Orientation

The IC's must be correctly oriented on the board or they will not operate properly. One end of the chip will carry some sort of identifying mark, typically a notch or a dot or a + sign. The chip must be installed so that this identifier corresponds to the silkscreened "1" on the board.

Installing IC Chips

After orienting the IC, follow these steps to install it in the board:

1. Start the pins on one side of the IC into their respective holes on the silk-screened side of the PW board. DO NOT PUSH THE PINS IN ALL THE WAY. If you have difficulty getting the pins into the holes, use the tip of a small screwdriver to guide them.
2. Start the pins on the other side of the IC into their holes in the same manner. When all of the pins have been started, set the IC in place by gently rocking it back and forth until it rests as close as possible to the board or socket.
3. If the IC is not installed in a socket, turn the board over and solder each pin to the foil pattern on the back side of the board. Be sure to solder each pin and be careful not to leave any solder bridges.

Removing IC Chips

If required, an IC chip can be removed from a socket by gently rocking it back and forth to start its release. When a gap exists between the chip and socket, pry it gently at alternate ends until the pins start to come loose. A popsicle stick or small screwdriver works well here. Then hold the chip by the ends and pull it free. Try to keep the chip fairly parallel to the socket throughout this operation.

CLOCK GENERATOR

Besides the 8080, the most critical chip in the SDK-80 circuit is the 8224 Clock Generator.

☐ Insert the 8224 Clock Chip into the socket at location A8.

POWER, CLOCK AND RESET VERIFICATION

With this single chip installed, we can check the power and clock inputs and the operation of the Reset Switch. The procedure is as follows:

☐ Connect your power supply to terminal lugs E1-E6 on the SDK-80 board.

> **NOTE**
> **The SDK-80 edge connector is power-compatible with Intel's MDS (Microcomputer Development System). If you have MDS, the SDK-80 can derive its power through installation in the MDS chassis.**

- ☐ Turn power on
- ☐ Using a voltmeter, verify +5 VDC at the pad provided.
- ☐ Verify +12 VDC at the "+12" pad.
- ☐ Verify your supply's negative voltage at the "-10" pad.
- ☐ Verify -5 VDC at the "-5" pad, near location A17.
- ☐ Press the Reset Switch a few times and check for +4 VDC at A8, pin 1(RESET).

> **NOTE**
> **Develop the habit of pressing the Reset Switch each time you power-up the system.**

- ☐ If you have an oscilloscope, verify that A8 pins 10 and 11 each show 2.048 MHz clocks (Ø2 and Ø1, respectively).
- ☐ Using an oscilloscope, verify that A8 pin 12 shows an 18.432 MHz clock (OSC).
- ☐ Turn the power off.

REMAINDER OF SDK-80 CHIPS

After having verified that the SDK-80 logic is correctly receiving power, the system clocks and the RESET signal, you can finish installing the chip complement. Some of the IC's will plug into sockets, others will have to be soldered onto the board.

The procedure is as follows:

- ☐ Solder the 93S16 chip into location A1.
- ☐ Solder a 74161 chip into locations A2 and A5.
- ☐ Solder the 7406 chip into location A6.
- ☐ If applicable, solder 8212 chips into locations A11 and A12.
- ☐ Solder 8205 chips into locations A13 and A18.
- ☐ Solder 8111 chips into locations A25 and A26.
- ☐ Insert the 8228 chip into the socket at location A9
- ☐ Insert the 8080A chip into the socket at location A10
- ☐ Insert the 8251 chip into the socket at location A7.
- ☐ Insert the 8255 chip into the socket at location A3.
- ☐ Insert the pre-programmed 8708 PROM chip into the socket at location A14

Table 4-5. Power Requirements.

Symbol	Voltage	Minimum System	Maximum System	Unit
V_{CC}	+5V ±5%	1.3	2.1	Amps
V_{DD}	+12V ±5%	35	45	Amps
V_{BB}	-10V ±5% -12V ±5%	.20	.30	Amps

START-UP PROCEDURE

You have now completed the SDK-80 assembly and are ready to start up the system. The start-up procedure is as follows:

- ☐ Plug your system communication monitor (CRT, Teletype, etc.) into the SDK-80 connector J3.
- ☐ Turn power on at both the SDK-80 power supply and your communication monitor.
- ☐ Press the Reset Switch.

At this point, your monitor should display the following message:

MCS-80 KIT

If it does, **congratulations! You are now ready to start using the system.**

TROUBLESHOOTING HINTS

If the SDK-80 system does not work properly, turn the power off and investigate these areas:

1. Verify that all resistors have been properly installed and are correctly color-coded. Appendix C summarizes the color codes.
2. Verify that all capacitors have been properly installed and that all electrolytic capacitors are installed with proper polarity.
3. Verify that both diodes (CR1 and CR2) have been installed with proper polarity.
4. Verify that the metal tabs of all three transistors are properly positioned.
5. Verify that all IC's are installed with their "1"-end identifiers correctly oriented.
6. **Verify that all jumpers have been properly installed.**

APPENDIX A. SDK-80 MONITOR

INTRODUCTION

The SDK-80 Monitor is an Intel® 8080 program provided in a pre-programmed ROM. The Monitor accepts and acts upon user commands to operate the SDK-80. It also provides input and output facilities in the form of I/O drivers for user console devices. The Monitor provides the following facilities:

- Displaying selected areas of memory.
- Initiating execution of user programs.
- Modifying contents of memory and processor registers
- Inputting hexadecimal file from the console device to memory.

The Monitor communicates with the user through an interactive console device, normally a Teletype or CRT Terminal. The dialogue between the operator and Monitor consists of user-originated commands in the Monitor's command language, and Monitor responses, either in the form of a printed message or an action being performed. After the cold start procedure (described under the heading, "Cold Start Procedures" in Section III), the Monitor begins the dialogue by typing the sign-on message on the console and requesting a command by presenting a prompt character, "." (period).

MONITOR OPERATIONS

The SDK-80 Monitor is a command controlled operations supervisor for the 8080 Microcomputer System Design Kit. Control commands are discussed in Section II, "Command Structure".

I. FUNCTIONAL SPECIFICATION

A. General Characteristics and Scope of Product

The monitor is a program written in Intel® 8080 macro assembly language. The monitor resides in 1K (K = 1024 bytes) of programmed ROM and is located in the address space of the 8080 microcomputer between 0 and 1K. The non-volatile nature of the program's storage media means that the monitor is available for use immediately after power-on or reset.

B. Description of All Major Functions Performed

1. CONSOLE COMMANDS

The monitor communicates with the operator via an interactive console, normally a teletypewriter. The dialogue between the operator and the monitor consists of commands in the monitor's command language and the monitor's responses. After the cold start procedure, the monitor begins the dialogue by typing a sign-on message on the console and then requests a command by presenting a prompt character, "." Commands are in the form of a single alphabetic character specifying the command, followed by a list of numeric or alphabetic parameters. Numeric parameters are entered as hexadecimal numbers. The monitor recognizes the characters 0 through 9 and A through F as legal hexadecimal digits. The valid range of numbers is from 1 to 4 hex digits. Longer numbers may be entered, but such numbers will be evaluated modulo 2^{16} so that they will fall into the range specified above.

The only command requiring an alphabetic parameter is the "X" command. The nature of such parameters will be discussed in the section explaining the command.

2. USE OF THE MONITOR FOR PROGRAMMING AND CHECKOUT

The monitor allows the user to enter, check out, and execute small demonstration programs. The monitor contains facilities for memory modification, 8080 CPU register display and modification, program loading from the console device, program initiation, and the recognition of an "RST 7" instruction as an unconditional branch to RAM address 1[illegible]. By inserting RST 7 instructions in a program under test, or by using the hardware generated RST 7 instruction (if available), the user can cause execution of a program to transfer to a dedicated location, for whatever purposes he desires.

When the user wishes to re-enter the

monitor, he should use an RST 1 instruction, either generated by hardware or coded into his program. When entered in this manner, the monitor will automatically save the state of the 8080: specifically, it will save all registers (A, B, C, D, E, H, L), the CPU flags (F), the user's Program Counter (PC), and the user's Stack Pointer (SP). These may be examined with the X command. When the operator enters a G command, these values will be restored.

3. I/O SYSTEM

The I/O system provides two routines, console character in and console character out, which the user may call upon to read and write, respectively, characters from and to the console device.

C. Applicable Standards

Throughout this specification, the numbering convention for bits in a word is that bit 0 is the least significant, or rightmost bit.

The internal code set used by the monitor is 7 bit (no parity) ASCII.

II. INTERFACE SPECIFICATIONS

A. Command Structure

In the following paragraphs the monitor command language is discussed. Each command is described, and examples of its use are included for clarity. Error conditions that may be encountered while operating the monitor are described in Section IV.C.

The monitor requires each command to be terminated by a carriage return. With the exception of the "S" and "X" commands, the command is not acted upon until the carriage return is sensed. Therefore, the user can abort any command, before he enters the carriage return, by typing any illegal character (such as RUBOUT).

Except where indicated otherwise, a single space is synonymous with the comma for use as a delimiter. Consecutive spaces or commas, or a space or comma immediately following the command letter, will be interpreted as a null parameter. Null parameters are illegal in all commands except the "X" command (see below).

Items enclosed in square brackets "[" and "]" are optional. The consequences of including or omitting them are discussed in the text.

1. DISPLAY MEMORY COMMAND, D

D <low address>, <high address>

Selected areas of addressable memory may be accessed and displayed by the D command. The D command produces a formatted listing of the memory area between <low address> and <high address>, inclusive, on the console device. Each line of the listing begins with the address of the first memory location displayed on that line, represented as 4 hexadecimal digits, followed by up to 16 memory locations, each one represented by 2 hexadecimal digits.

The D command may be aborted during execution by typing an Escape (ESC) on the console. The command will be terminated immediately, and a new prompt issued.

Example

```
D9,2A
0009 00 11 22 33 44 55 66
0010 77 88 99 AA BB CC DD EE FF 10 20 30 40 50 60 70
0020 80 90 A0 B0 C0 D0 E0 F0 01 02 03
```

2. PROGRAM EXECUTE COMMAND, G

G[<entry point>]

Control of the CPU is transferred from the monitor to the user program by means of the program execute command, G. The <entry point> should be an address in RAM which contains an instruction in the user's program. If no entry point is specified, the monitor uses, as an address, the value on top of the stack when the monitor was entered.

Example

```
G1400
Control is passed to location 1400H.
```

3. INSERT INSTRUCTIONS INTO RAM, I

I <address>

Single instructions, or an entire user program, are entered into RAM with the I command. After sensing the carriage return terminating the command line, the monitor waits for the user to enter a string of hexadecimal digits (0 to 9, A to F). Each digit in the string is converted into its binary value, and then loaded into memory, beginning at the starting address specified and continuing into sequential

memory locations. Two hexadecimal digits are loaded into each byte of memory.

Separators between digits (spaces, commas, carriage returns) are ignored; illegal characters, however, will terminate the command with an error message (see section IV.C.1). The character ESC or ALTMODE (which is echoed to the console as "$") terminates the digit string. If an odd number of hex digits have been entered, a 0 will be appended to the string.

Example

```
I1410
1122334455667788899$
```

This command puts the following pattern into RAM:

1410 11 22 33 44 55 66 77 88 99

```
I1440
123456789$
```

This command puts the following pattern into RAM:

1440 12 34 56 78 90

Note that, since an odd number of hexadecimal digits were entered initially, a 0 was appended to the digit string.

4. MOVE MEMORY COMMAND, M

   M <low address>, <high address>, <destination>

   The M command moves the contents of memory <low address> and <high address>, inclusive, to the area of RAM beginning at <destination>. The contents of the source field remain undisturbed, unless the receiving field overlaps the source field.

   The move operation is performed on a byte-by-byte basis, beginning at <low address>. Care should be taken if <destination> is between <low address> and <high address>. For example, if location 1410 contains 1AH, the command

   M1410, 141F, 1411

   will result in locations 1410 to 1420 containing "1A1A1A...".

   The monitor will continue to move data until the source field is exhausted, or until it reaches address OFFFFH. If the monitor reaches address OFFFFH without exhausting the source field, it will move data into this location, then stop.

   Example

   ```
   M1410, 150F, 1510
   ```

   256 bytes of memory are moved from 1410-150F to 1510-160F by this command.

5. SUBSTITUTE MEMORY COMMAND, S

   S <address>

   The S command allows the user to examine and optionally modify memory locations individually. The command functions as follows:

   i. Type an S, followed by the hexadecimal address of the first memory location you wish to examine, followed by a space or comma.

   ii. The contents of the location is displayed, followed by a dash (-)

   iii. To modify the contents of the location displayed, type in the new data, followed by a space, comma, or carriage return. If you do not wish to modify the location, type only the space, comma, or carriage return.

   iv. If a space or comma was typed in step (iii), the next memory location will be displayed as in step (ii). If a carriage return was typed, the S command will be terminated.

   Example

   ```
   S1450 AA- BB-CC 01-13 23-24
   ```

   Location 1450, which contains AA is unchanged, but location 1451 (which used to contain BB) now contains CC, 1452 (which used to contain 01) now contains 13, and 1453 (which used to contain 23) now contains 24.

6. EXAMINE AND MODIFY CPU REGISTERS COMMAND, X

   X [<register identifier>]

   Display and modification of the CPU registers is accomplished via the X command. The X command uses <register identifier> to select the particular register to be displayed. A register identifier is a single alphabetic character denoting a register, defined as follows:

A — 8080 CPU register A
B — 8080 CPU register B
C — 8080 CPU register C
D — 8080 CPU register D
E — 8080 CPU register E
F — 8080 CPU flags byte, displayed in the form as it is stored by the "PUSH PSW" (hex code F5) instruction
H — 8080 CPU register H
L — 8080 CPU register L
M — 8080 CPU registers H and L combined
P — 8080 Program Counter
S — 8080 Stack Pointer

The command operates as follows:

i Type an X, followed by a register identifier or a carriage return.

ii. The contents of the register are displayed (two hexadecimal digits for A, B, C, D, E, F, H, and L, four hexadecimal digits for M and S), followed by a dash (-).

iii. The register may be modified at this time by typing the new value, followed by a space, comma, or carriage return. If no modification is desired, type only the space, comma, or carriage return.

iv. If a space or comma was typed in step (iii), the next register in sequence (alphabetical order) will be displayed as in step ii (unless S was just displayed in which case the command is terminated). If a carriage return was entered in step iii, the X command is terminated.

v. If a carriage return was typed in step (i) above, an annotated list of all registers and their contents are displayed.

Example

```
XA AA- BB- CC- DD EE- FF- 12- 34- 1234- 0000
XA AA- 23- CC- 01- EE- FF- 12- 34- 1234- 1010
X
A-AA B 23 C-CC D-01 E-EE F-FF H-12 L-34 M-1234 P-01CF S-03CD
```

B. Console Device Drivers

The monitor interfaces to the console device via a universal synchronous/asynchronous receiver/transmitter (USART). The monitor drivers interface with the USART according to the USART specifications. At the time of the assembly of the kit, the USART may be configured for a particular type of console interface. The actual console device must conform to this interface.

C. Using the I/O System

The user may access the two monitor I/O system routines from his program by calling the routine desired. The following paragraphs describe the routines available and their respective functions.

CI — Console Input

This routine returns a character received from the console device to the caller in the A-register. The A register and the CPU condition codes are affected by this operation. The entry point of this routine is 3FDH.

Example

```
CI      EQU  3FDH
        . . .
        CALL CI
        STA DATA
        . . .
```

CO — Console Output

This routine transmits a character, passed from the caller in the C-register, to the console device. The A and C registers, and the CPU condition codes, are affected by this operation. The entry point of this routine is 3FAH.

Example

```
CO      EQU  3FAH
        . . .
        MVI  C, "."
        CALL CO
```

III. OPERATING SPECIFICATIONS

A. Product Activation Instructions

1. COLD START PROCEDURE

   After a power-on or reset, the monitor will begin execution at location 0 in ROM. The monitor will perform an initialization sequence, and then display a sign-on message on the console. When the monitor is ready for a command, it will prompt with a period, ".".

2. USE OF RAM STORAGE IN THE MONITOR

   The monitor dynamically assigns its RAM stack near the top of the first 1K bytes of RAM (address space from 4K to 5K). The top 3 bytes in this block of RAM are reserved for a transfer address, supplied

by the user, which is used as a destination location for RST 7 instructions (or the optional hardwired instruction). Several additional bytes are used, below the stack, for temporary storage. Except for RAM addresses 5K-1 to 5K-256, all other RAM is available for the user.

B. Summary of Normal Use Methodology

(This section, which normally consists of a detailed example of the use of the monitor, will be omitted. Examples of all commands may be found in the sections explaining the monitor commands.)

C. Error Conditions

1. INVALID CHARACTERS

   The monitor checks the validity of each character as it is entered from the console. As soon as the monitor determines that the last character entered is illegal in its context, the monitor aborts the command and issues an "*" to indicate the error.

   Example

   ```
   01400,145G*
   ```

   The character G was encountered in a parameter list where only hexadecimal digits and delimiters are valid.

   ```
   Y*
   ```

   Y is not a valid command.

2. ADDRESS VALUE ERRORS

   Some commands require an address pair of the form <low address>,<high address>. If, on these commands, the value of <low address> is greater than or equal to the value of <high address>, the action indicated by the command will be performed on the data at <low address> only.

   Addresses are evaluated modulo 2^{16}. Thus, if a hexadecimal address greater than FFFF is entered, only the last 4 hex digits will be used.

   Another type of address error may occur when the operator specifies a part of memory in a command which does not exist in his particular configuration. In general, if a nonexistent portion of memory is specified as the source field for an instruction, the data fetched will be unpredictable. If a nonexistent portion of memory is given as the destination field in a command, the command has no effect.

APPENDIX B. MONITOR LISTING

```
8080 MACRO ASSEMBLER, VER 2.3  ERRORS = 0 PAGE 1

                ;*****************************************************************
                ;
                ;               PROGRAM: 8080A BOARD MONITOR
                ;
                ;               COPYRIGHT (C) 1975
                ;               INTEL CORPORATION
                ;               3065 BOWERS AVENUE
                ;               SANTA CLARA, CALIFORNIA  95051
                ;
                ;*****************************************************************
                ;
                ;
                ; ABSTRACT
                ; ========
                ;
                ; THIS PROGRAM RUNS ON THE 8080A BOARD AND IS DESIGNED TO PROVIDE
                ; THE USER WITH A MINIMAL MONITOR.  BY USING THIS PROGRAM,
                ; THE USER CAN EXAMINE AND CHANGE MEMORY OR CPU REGISTERS, LOAD
                ; A PROGRAM (IN ABSOLUTE HEX) INTO RAM, AND EXECUTE INSTRUCTIONS
                ; ALREADY IN MEMORY.  THE MONITOR ALSO PROVIDES THE USER WITH
                ; ROUTINES FOR PERFORMING CONSOLE I/O.
                ;
                ;
                ; PROGRAM ORGANIZATION
                ; ======= ============
                ;
                ; THE LISTING IS ORGANIZED IN THE FOLLOWING WAY.  FIRST THE COMMAND
                ; RECOGNIZER, WHICH IS THE HIGHEST LEVEL ROUTINE IN THE PROGRAM.
                ; NEXT THE ROUTINES TO IMPLEMENT THE VARIOUS COMMANDS.  FINALLY,
                ; THE UTILITY ROUTINES WHICH ACTUALLY DO THE DIRTY WORK.  WITHIN
                ; EACH SECTION, THE ROUTINES ARE ORGANIZED IN ALPHABETICAL
                ; ORDER, BY ENTRY POINT OF THE ROUTINE.
                ;
                ; THIS PROGRAM EXPECTS TO RUN IN THE FIRST 1K OF ADDRESS SPACE.
                ; IF, FOR SOME REASON, THE PROGRAM IS RE-ORG'ED, CARE SHOULD
                ; BE TAKEN TO MAKE SURE THAT THE TRANSFER INSTRUCTIONS FOR RST 1
                ; AND RST 7 ARE ADJUSTED APPROPRIATELY.
                ;
                ; THE PROGRAM ALSO EXPECTS THAT RAM LOCATIONS 5K-1 TO 5K-256,
                ; INCLUSIVE, ARE RESERVED FOR THE PROGRAM'S OWN USE.  THESE
                ; LOCATIONS MAY BE ALTERED, HOWEVER, BY CHANGING THE EQU'ED
                ; SYMBOL "DATA" AS DESIRED.
                ;
                ; LIST OF FUNCTIONS
                ; ==== == =========
                ;
                ;       GETCM
                ;       -----
                ;
                ;       DCMD
                ;       GCMD
```

```
                ;       ICMD
                ;       MCMD
                ;       SCMD
                ;       XCMD
                ;       -----
                ;
                ;       BREAK
                ;       CI
                ;       CNVBN
                ;       CO
                ;       CROUT
                ;       ECHO
                ;       ERROR
                ;       FRET
                ;       GETCH
                ;       GETHX
                ;       GETNM
                ;       HILO
                ;       NMOUT
                ;       PRVAL
                ;       REGDS
                ;       RGADR
                ;       RSTTF
                ;       SRET
                ;       STHF0
                ;       STHLF
                ;       VALDG
                ;       VALDL
                ;       -----
                ;
0000                    ORG     0H
                ;
                ;*******************************************************************************
                ;
                ;
                ;                       MONITOR EQUATES
                ;
                ;
                ;*******************************************************************************
                ;
                ;
001B            BRCHR   EQU     1BH     ; CODE FOR BREAK CHARACTER (ESCAPE)
13FD            BRLOC   EQU     13FDH   ; LOCATION OF USER BRANCH INSTRUCTION IN RAM
03FA            BRTAB   EQU     3FAH    ; LOCATION OF START OF BRANCH TABLE IN ROM
0027            CMD     EQU     027H    ; COMMAND INSTRUCTION FOR USART INITIALIZATION
00FB            CNCTL   EQU     0FBH    ; CONSOLE (USART) CONTROL PORT
00FA            CNIN    EQU     0FAH    ; CONSOLE INPUT PORT
00FA            CNOUT   EQU     0FAH    ; CONSOLE OUTPUT PORT
00FB            CONST   EQU     0FBH    ; CONSOLE STATUS INPUT PORT
000D            CR      EQU     0DH     ; CODE FOR CARRIAGE RETURN
1300            DATA    EQU     5*1024-256      ; START OF MONITOR RAM USAGE
```

```
001B                ESC     EQU     1BH     ; CODE FOR ESCAPE CHARACTER
000F                HCHAR   EQU     0FH     ; MASK TO SELECT LOWER HEX CHAR FROM BYTE
00FF                INVRT   EQU     0FFH    ; MASK TO INVERT HALF BYTE FLAG
000A                LF      EQU     0AH     ; CODE FOR LINE FEED
0000                LOWER   EQU     0       ; DENOTES LOWER HALF OF BYTE IN ICMD
                    ;LSGNON         EQU     ---     ; LENGTH OF SIGNON MESSAGE - DEFINED LATER
00CF                MODE    EQU     0CFH    ; MODE SET FOR USART INITIALIZATION
                    ;MSTAK          EQU     ---     ; START OF MONITOR STACK - DEFINED LATER
                    ;NCMDS          EQU     ---     ; NUMBER OF VALID COMMANDS
000F                NEWLN   EQU     0FH     ; MASK FOR CHECKING MEMORY ADDR DISPLAY
007F                PRTY0   EQU     07FH    ; MASK TO CLEAR PARITY BIT FROM CONSOLE CHAR
13ED                REGS    EQU     DATA+255-18     ; START OF REGISTER SAVE AREA
0002                RBR     EQU     2       ; MASK TO TEST RECEIVER STATUS
0038                RSTU    EQU     38H     ; TRANSFER LOCATION FOR RST 7 INSTRUCTION
                    ;RTABS          EQU     ---     ; SIZE OF ENTRY IN RTAB TABLE
001B                TERM    EQU     1BH     ; CODE FOR ICMD TERMINATING CHARACTER (ESCAPE)
0001                TRDY    EQU     1       ; MASK TO TEST TRANSMITTER STATUS
00FF                UPPER   EQU     0FFH    ; DENOTES UPPER HALF OF BYTE IN ICMD
                    ;
                    ;*****************************************************************
                    ;
                    ;                   MONITOR MACROS
                    ;
                    ;*****************************************************************
                    ;
      1             TRUE    MACRO   WHERE   ; BRANCH IF FUNCTION RETURNS TRUE (SUCCESS)
      1                     JC      WHERE
                            ENDM
                    ;
      1             FALSE   MACRO   WHERE   ; BRANCH IF FUNCTION RETURNS FALSE (FAILURE)
      1                     JNC     WHERE
                            ENDM
                    ;
                    ;*****************************************************************
                    ;
                    ;                   USART INITIALIZATION CODE
                    ;
                    ;*****************************************************************
                    ;
                    ;   THE USART IS ASSUMED TO COME UP IN THE RESET POSITION (THIS
                    ;   FUNCTION IS TAKEN CARE OF BY THE HARDWARE).  THE USART WILL
                    ;   BE INITIALIZED IN THE SAME WAY FOR EITHER A TTY OR CRT
                    ;   INTERFACE.  THE FOLLOWING PARAMETERS ARE USED:
```

```
                        ;
                        ;       MODE INSTRUCTION
                        ;       ==== ===========
                        ;
                        ;       2 STOP BITS
                        ;       PARITY DISABLED
                        ;       8 BIT CHARACTERS
                        ;       BAUD RATE FACTOR OF 64
                        ;
                        ;       COMMAND INSTRUCTION
                        ;       ======= ===========
                        ;
                        ;       NO HUNT MODE
                        ;       NOT(RTS) FORCED TO 0
                        ;       RECEIVE ENABLED
                        ;       DATA TERMINAL READY
                        ;       TRANSMIT ENABLED
                        ;
0000    3ECF                    MVI     A,MODE
0002    D3FB                    OUT     CNCTL   ; OUTPUT MODE SET TO USART
0004    3E27                    MVI     A,CMD
0006    D3FB                    OUT     CNCTL   ; OUTPUT COMMAND WORD TO USART
                        ;
                        ;*****************************************************************************
                        ;
                        ;
                        ;                       RESTART ENTRY POINT
                        ;
                        ;
                        ;*****************************************************************************
                        ;
                        ;
0008                    GO:
0008    22F313                  SHLD    LSAVE   ; SAVE HL REGISTERSS
000B    E1                      POP     H       ; GET TOP OF STACK ENTRY
000C    22F513                  SHLD    PSAVE   ; ASSUME THIS IS LAST P COUNTER
000F    210000                  LXI     H,0     ; CLEAR HL
0012    39                      DAD     SP      ; GET STACK POINTER VALUE
0013    22F713                  SHLD    SSAVE   ; SAVE USER'S STACK POINTER
0016    21F313                  LXI     H,ASAVE+1       ; NEW VALUE FOR STACK POINTER
0019    F9                      SPHL            ; SET MONITOR STACK POINTER FOR REG SAVE
001A    F5                      PUSH    PSW     ; SAVE A AND FLAGS
001B    C5                      PUSH    B       ; SAVE B AND C
001C    D5                      PUSH    D       ; SAVE D AND E
                        ;
                        ;*****************************************************************************
                        ;
                        ;
                        ;                       PRINT SIGNON MESSAGE
                        ;
                        ;
```

```
                        ;*****************************************************************
                        ;
                        ;
001D    219D03          MSGON:  LXI     H,SGNON ; GET ADDRESS OF SIGNON MESSAGE
0020    060E                    MVI     B,LSGNON        ; COUNTER FOR CHARACTERS IN MESSAGE
0022                    MSGL:
0022    4E                      MOV     C,M     ; FETCH NEXT CHAR TO C REG
0023    CDE301                  CALL    CO      ; SEND IT TO THE CONSOLE
0026    23                      INX     H       ; POINT TO NEXT CHARACTER
0027    05                      DCR     B       ; DECREMENT BYTE COUNTER
0028    C22200                  JNZ     MSGL    ; RETURN FOR NEXT CHARACTER
                        ;
                        ;
                        ;*****************************************************************
                        ;
                        ;
                        ;                       COMMAND RECOGNIZING ROUTINE
                        ;
                        ;
                        ;*****************************************************************
                        ;
                        ; FUNCTION: GETCM
                        ; INPUTS: NONE
                        ; OUTPUTS: NONE
                        ; CALLS: GETCH,ECHO,ERROR
                        ; DESTROYS: A,B,C,H,L,F/F'S
                        ; DESCRIPTION: GETCM RECEIVES AN INPUT CHARACTER FROM THE USER
                        ;               AND ATTEMPTS TO LOCATE THIS CHARACTER IN ITS COMMAND
                        ;               CHARACTER TABLE.  IF SUCCESSFUL, THE ROUTINE
                        ;               CORRESPONDING TO THIS CHARACTER IS SELECTED FROM
                        ;               A TABLE OF COMMAND ROUTINE ADDRESSES, AND CONTROL
                        ;               IS TRANSFERRED TO THIS ROUTINE.  IF THE CHARACTER
                        ;               DOES NOT MATCH ANY ENTRIES, CONTROL IS PASSED TO
                        ;               THE ERROR HANDLER.
                        ;
002B                    GETCM:
002B    21ED13                  LXI     H,MSTAR ; ALWAYS WANT TO RESET STACK PTR TO MONITOR
002E    F9                      SPHL            ; /STARTING VALUE SO ROUTINES NEEDN'T CLEAN UP
002F    0E2E                    MVI     C,'.'   ; PROMPT CHARACTER TO C
0031    CDF401                  CALL    ECHO    ; SEND PROMPT CHARACTER TO USER TERMINAL
0034    C33B00                  JMP     GTC03   ; WANT TO LEAVE ROOM FOR RST BRANCH

0038                            ORG     RSTU    ; ORG TO RST TRANSFER LOCATION
0038    C3FD13                  JMP     USRBR   ; JUMP TO USER BRANCH LOCATION
                        ;
003B                    GTC03:
003B    CD1B02                  CALL    GETCH   ; GET COMMAND CHARACTER TO A
003E    CDF401                  CALL    ECHO    ; ECHO CHARACTER TO USER
0041    79                      MOV     A,C     ; PUT COMMAND CHARACTER INTO ACCUMULATOR
0042    010600                  LXI     B,NCMDS ; C CONTAINS LOOP AND INDEX COUNT
0045    21B903                  LXI     H,CTAB  ; HL POINTS INTO COMMAND TABLE
```

```
0048                .GTC05:
0048   BE                   CMP     M          ; COMPARE TABLE ENTRY AND CHARACTER
0049   CA5400               JZ      GTC10      ; BRANCH IF EQUAL - COMMAND RECOGNIZED
004C   23                   INX     H          ; ELSE, INCREMENT TABLE POINTER
004D   0D                   DCR     C          ; DECREMENT LOOP COUNT
004E   C24800               JNZ     GTC05      ; BRANCH IF NOT AT TABLE END
0051   C30D02               JMP     ERROR      ; ELSE, COMMAND CHARACTER IS ILLEGAL
0054                GTC10:
0054   21AB03               LXI     H,CADR     ; IF GOOD COMMAND, LOAD ADDRESS OF TABLE
                                                ; /OF COMMAND ROUTINE ADDRESSES
0057   09                   DAD     B          ; ADD WHAT IS LEFT OF LOOP COUNT
0058   09                   DAD     B          ; ADD AGAIN - EACH ENTRY IN CADR IS 2 BYTES LONG
0059   7E                   MOV     A,M        ; GET LSP OF ADDRESS OF TABLE ENTRY TO A
005A   23                   INX     H          ; POINT TO NEXT BYTE IN TABLE
005B   66                   MOV     H,M        ; GET MSP OF ADDRESS OF TABLE ENTRY TO H
005C   6F                   MOV     L,A        ; PUT LSP OF ADDRESS OF TABLE ENTRY INTO L
005D   E9                   PCHL               ; NEXT INSTRUCTION COMES FROM COMMAND ROUTINE
                    ;
                    ;*****************************************************************************
                    ;
                    ;
                    ;              COMMAND IMPLEMENTING ROUTINES
                    ;
                    ;*****************************************************************************
                    ;
                    ;
                    ; FUNCTION: DCMD
                    ; INPUTS: NONE
                    ; OUTPUTS: NONE
                    ; CALLS: ECHO,NMOUT,HILO,GETCM,CROUT,GETNM
                    ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                    ; DESCRIPTION: DCMD IMPLEMENTS THE DISPLAY MEMORY (D) COMMAND
                    ;
005E                DCMD:
0060   0E02               MVI     C,2        ; GET 2 NUMBERS FROM INPUT STREAM
0060   CD5702             CALL    GETNM
0063   D1                 POP     D          ; ENDING ADDRESS TO DE
0064   E1                 POP     H          ; STARTING ADDRESS TO HL
0065                DCM05:
0065   CDEE01             CALL    CROUT      ; ECHO CARRIAGE RETURN/LINE FEED
0068   7C                 MOV     A,H        ; DISPLAY ADDRESS OF FIRST LOCATION IN LINE
0069   CDC302             CALL    NMOUT
006C   7D                 MOV     A,L        ; ADDRESS IS 2 BYTES LONG
006D   CDC302             CALL    NMOUT
0070                DCM10:
0070   0E20               MVI     C,' '
0072   CDF401             CALL    ECHO       ; USE BLANK AS SEPARATOR
0075   7E                 MOV     A,M        ; GET CONTENTS OF NEXT MEMORY LOCATION
0076   CDC302             CALL    NMOUT      ; DISPLAY CONTENTS
```

```
0079   CDBD01          CALL    BREAK   ; SEE IF USER WANTS OUT
     1         +       TRUE    DCM12   ; IF SO, BRANCH
007C 1 DA8500  +       JC      DCM12
007F   CD9C02          CALL    HILO    ; SEE IF ADDRESS OF DISPLAYED LOCATION IS
                                       ; /GREATER THAN OR EQUAL TO ENDING ADDRESS
     1         +       FALSE   DCM15   ; IF NOT, MORE TO DISPLAY
0082 1 D28B00  +       JNC     DCM15
0085            DCM12:
0085   CDEE01          CALL    CROUT   ; CARRIAGE RETURN/LINE FEED TO END LINE
0088   C32B00          JMP     GETCM   ; ALL DONE
008B            DCM15:
008B   23              INX     H       ; IF MORE TO GO, POINT TO NEXT LOC TO DISPLAY
008C   7D              MOV     A,L     ; GET LOW ORDER BITS OF NEW ADDRESS
008D   E60F            ANI     NEWLN   ; SEE IF LAST HEX DIGIT OF ADDRESS DENOTES
                                       ; /START OF NEW LINE
008F   C27000          JNZ     DCM10   ; NO - NOT AT END OF LINE
0092   C36500          JMP     DCM05   ; YES - START NEW LINE WITH ADDRESS
                       ;
                       ;
                       ;*****************************************************************
                       ;
                       ;
                       ; FUNCTION: GCMD
                       ; INPUTS: NONE
                       ; OUTPUTS: NONE
                       ; CALLS: ERROR,GETHX,RSTTF
                       ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                       ; DESCRIPTION: GCMD IMPLEMENTS THE BEGIN EXECUTION (G) COMMAND.
                       ;
0095                   GCMD:
0095   CD2202          CALL    GETHX   ; GET ADDRESS (IF PRESENT) FROM INPUT STREAM
     1         +       FALSE   GCM05   ; BRANCH IF NO NUMBER PRESENT
0098 1 D2AA00  +       JNC     GCM05
009B   7A              MOV     A,D     ; ELSE, GET TERMINATOR
009C   FE0D            CPI     CR      ; SEE IF CARRIAGE RETURN
009E   C20D02          JNZ     ERROR   ; ERROR IF NOT PROPERLY TERMINATED
00A1   21F513          LXI     H,PSAVE ; WANT NUMBER TO REPLACE SAVE PGM COUNTER
00A4   71              MOV     M,C
00A5   23              INX     H
00A6   70              MOV     M,B
00A7   C3B000          JMP     GCM10
00AA            GCM05:
00AA   7A              MOV     A,D     ; IF NO STARTING ADDRESS, MAKE SURE THAT
00AB   FE0D            CPI     CR      ; /CARRIAGE RETURN TERMINATED COMMAND
00AD   C20D02          JNZ     ERROR   ; ERROR IF NOT
00B0            GCM10:
00B0   C32E03          JMP     RSTTF   ; RESTORE REGISTERS AND BEGIN EXECUTION

                       ;
                       ;
                       ;*****************************************************************
```

```
                        ;
                        ;
                        ; FUNCTION: ICMD
                        ; INPUTS: NONE
                        ; OUTPUTS: NONE
                        ; CALLS: ERROR,ECHO,GETCH,VALDL,VALDG,CNVBN,STHLF,GETNM,CROUT
                        ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                        ; DESCRIPTION: ICMD IMPLEMENTS THE INSERT CODE INTO MEMORY (I) COMMAND.
                        ;
00B3                    ICMD:
00B3   0E01                     MVI     C,1
00B5   CD5702                   CALL    GETNM   ; GET SINGLE NUMBER FROM INPUT STREAM
00B8   3EFF                     MVI     A,UPPER
00BA   32F913                   STA     TEMP    ; TEMP WILL HOLD THE UPPER/LOWER HALF BYTE FLAG
00BD   D1                       POP     D       ; ADDRESS OF START TO DE
00BE                    ICM05:
00BE   CD1B02                   CALL    GETCH   ; GET A CHARACTER FROM INPUT STREAM
00C1   4F                       MOV     C,A
00C2   CDF401                   CALL    ECHO    ; ECHO IT
00C5   79                       MOV     A,C     ; PUT CHARACTER BACK INTO A
00C6   FE1B                     CPI     TERM    ; SEE IF CHARACTER IS A TERMINATING CHARACTER
00C8   CAF400                   JZ      ICM25   ; IF SO, ALL DONE ENTERING CHARACTERS
00CB   CD8A03                   CALL    VALDL   ; ELSE, SEE IF VALID DELIMITER
     1                  +       TRUE    ICM05   ; IF SO SIMPLY IGNORE THIS CHARACTER
00CE 1 DABE00           +       JC      ICM05
00D1   CD6F03                   CALL    VALDG   ; ELSE, CHECK TO SEE IF VALID HEX DIGIT
     1                  +       FALSE   ICM20   ; IF NOT, BRANCH TO HANDLE ERROR CONDITION
00D4 1 D2EE00           +       JNC     ICM20
00D7   CDDA01                   CALL    CNVBN   ; CONVERT DIGIT TO BINARY
00DA   4F                       MOV     C,A     ; MOVE RESULT TO C
00DB   CD5003                   CALL    STHLF   ; STORE IN APPROPRIATE HALF WORD
00DE   3AF913                   LDA     TEMP    ; GET HALF BYTE FLAG
00E1   B7                       ORA     A       ; SET F/F'S
00E2   C2E600                   JNZ     ICM10   ; BRANCH IF FLAG SET FOR UPPER
00E5   13                       INX     D       ; IF LOWER, INC ADDRESS OF BYTE TO STORE IN
00E6                    ICM10:
00E6   EEFF                     XRI     INVRT   ; TOGGLE STATE OF FLAG
00E8   32F913                   STA     TEMP    ; PUT NEW VALUE OF FLAG BACK
00EB   C3BE00                   JMP     ICM05   ; PROCESS NEXT DIGIT
00EE                    ICM20:
00EE   CD4503                   CALL    STHF0   ; ILLEGAL CHARACTER
00F1   C30D02                   JMP     ERROR   ; MAKE SURE ENTIRE BYTE FILLED THEN ERROR
00F4                    ICM25:
00F4   CD4503                   CALL    STHF0   ; HERE FOR ESCAPE CHARACTER - INPUT IS DONE
00F7   CDEE01                   CALL    CROUT   ; ADD CARRIAGE RETURN
00FA   C32B00                   JMP     GETCM
                        ;
                        ;*****************************************************************
                        ;
                        ;
```

```
                        ; FUNCTION: MCMD
                        ; INPUTS: NONE
                        ; OUTPUTS: NONE
                        ; CALLS: GETCM,HILO,GETNM
                        ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                        ; DESCRIPTION: MCMD IMPLEMENTS THE MOVE DATA IN MEMORY (M) COMMAND.
                        ;
00FD                    MCMD:
00FD   0E03                   MVI     C,3
00FF   CD5702                 CALL    GETNM   ; GET 3 NUMBERS FROM INPUT STREAM
0102   C1                     POP     B       ; DESTINATION ADDRESS TO BC
0103   E1                     POP     H       ; ENDING ADDRESS TO HL
0104   D1                     POP     D       ; STARTING ADDRESS TO DE
0105                    MCM05:
0105   E5                     PUSH    H       ; SAVE ENDING ADDRESS
0106   62                     MOV     H,D
0107   6B                     MOV     L,E     ; SOURCE ADDRESS TO HL
0108   7E                     MOV     A,M     ; GET SOURCE BYTE
0109   60                     MOV     H,B
010A   69                     MOV     L,C     ; DESTINATION ADDRESS TO HL
010B   77                     MOV     M,A     ; MOVE BYTE TO DESTINATION
010C   03                     INX     B       ; INCREMENT DESTINATION ADDRESS
010D   78                     MOV     A,B
010E   B1                     ORA     C       ; TEST FOR DESTINATION ADDRESS OVERFLOW
010F   CA2B00                 JZ      GETCM   ; IF SO, CAN TERMINATE COMMAND
0112   13                     INX     D       ; INCREMENT SOURCE ADDRESS
0113   E1                     POP     H       ; ELSE, GET BACK ENDING ADDRESS
0114   CD9C02                 CALL    HILO    ; SEE IF ENDING ADDR>=SOURCE ADDR
     1         +               FALSE   GETCM   ; IF NOT, COMMAND IS DONE
0117 1 D22B00  +               JNC     GETCM
011A   C30501                 JMP     MCM05   ; MOVE ANOTHER BYTE
                        ;
                        ;
                        ;*****************************************************************
                        ;
                        ;
                        ; FUNCTION: SCMD
                        ; INPUTS: NONE
                        ; OUTPUTS: NONE
                        ; CALLS: GETHX,GETCM,NMOUT,ECHO
                        ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                        ; DESCRIPTION: SCMD IMPLEMENTS THE SUBSTITUTE INTO MEMORY (S) COMMAND.
                        ;
011D                    SCMD:
011D   CD2202                 CALL    GETHX   ; GET A NUMBER, IF PRESENT, FROM INPUT
0120   C5                     PUSH    B
0121   E1                     POP     H       ; GET NUMBER TO HL - DENOTES MEMORY LOCATION
0122                    SCM05:
0122   7A                     MOV     A,D     ; GET TERMINATOR
0123   FE20                   CPI     ' '     ; SEE IF SPACE
0125   CA2D01                 JZ      SCM10   ; YES - CONTINUE PROCESSING
```

```
0128   FE2C            CPI     ','     ; ELSE, SEE IF COMMA
012A   C22B00          JNZ     GETCM   ; NO - TERMINATE COMMAND
012D                SCM10:
012D   7E              MOV     A,M     ; GET CONTENTS OF SPECIFIED LOCATION TO A
012E   CDC302          CALL    NMOUT   ; DISPLAY CONTENTS ON CONSOLE
0131   0E2D            MVI     C,'-'
0133   CDF401          CALL    ECHO    ; USE DASH FOR SEPARATOR
0136   CD2202          CALL    GETHX   ; GET NEW VALUE FOR MEMORY LOCATION, IF ANY
    1                +      FALSE   SCM15   ; IF NO VALUE PRESENT, BRANCH
0139 1 D23D01       +      JNC     SCM15
013C   71              MOV     M,C     ; ELSE, STORE LOWER 8 BITS OF NUMBER ENTERED
013D                SCM15:
013D   23              INX     H       ; INCREMENT ADDRESS OF MEMORY LOCATION TO VIEW
013E   C32201          JMP     SCM05
                    ;
                    ;
                    ;*****************************************************************
                    ;
                    ;
                    ; FUNCTION: XCMD
                    ; INPUTS: NONE
                    ; OUTPUTS: NONE
                    ; CALLS: GETCH,ECHO,REGDS,GETCM,ERROR,RGADR,NMOUT,CROUT,GETHX
                    ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                    ; DESCRIPTION: XCMD IMPLEMENTS THE REGISTER EXAMINE AND CHANGE (X)
                    ;               COMMAND.
                    ;
0141                XCMD:
0141   CD1B02          CALL    GETCH   ; GET REGISTER IDENTIFIER
0144   4F              MOV     C,A
0145   CDF401          CALL    ECHO    ; ECHO IT
0148   79              MOV     A,C
0149   FE0D            CPI     CR
014B   C25401          JNZ     XCM05   ; BRANCH IF NOT CARRIAGE RETURN
014E   CDE602          CALL    REGDS   ; ELSE, DISPLAY REGISTER CONTENTS
0151   C32B00          JMP     GETCM   ; THEN TERMINATE COMMAND
0154                XCM05:
0154   4F              MOV     C,A     ; GET REGISTER IDENTIFIER TO C
0155   CD1703          CALL    RGADR   ; CONVERT IDENTIFIER INTO RTAB TABLE ADDR
0158   C5              PUSH    B
0159   E1              POP     H       ; PUT POINTER TO REGISTER ENTRY INTO HL
015A   0E20            MVI     C,' '
015C   CDF401          CALL    ECHO    ; ECHO SPACE TO USER
015F   79              MOV     A,C
0160   32F913          STA     TEMP    ; PUT SPACE INTO TEMP AS DELIMITER
0163                XCM10:
0163   3AF913          LDA     TEMP    ; GET TERMINATOR
0166   FE20            CPI     ' '     ; SEE IF A BLANK
0168   CA7001          JZ      XCM15   ; YES - GO CHECK POINTER INTO TABLE
016B   FE2C            CPI     ','     ; NO - SEE IF COMMA
016D   C22B00          JNZ     GETCM   ; NO - MUST BE CARRIAGE RETURN TO END COMMAND
```

```
0170                XCM15:
0170  7E                    MOV     A,M
0171  B7                    ORA     A       ; SET F/F'S
0172  C27B01                JNZ     XCM18   ; BRANCH IF NOT AT END OF TABLE
0175  CDEE01                CALL    CROUT   ; ELSE, OUTPUT CARRIAGE RETURN LINE FEED
0178  C32B00                JMP     GETCM   ; AND EXIT
017B                XCM18:
017B  E5                    PUSH    H       ; PUT POINTER ON STACK
017C  5E                    MOV     E,M
017D  1613                  MVI     D,DATA SHR 8    ; FETCH ADDRESS OF SAVE LOCATION FROM TABLE
017F  23                    INX     H
0180  46                    MOV     B,M     ; FETCH LENGTH FLAG FROM TABLE
0181  D5                    PUSH    D       ; SAVE ADDRESS OF SAVE LOCATION
0182  D5                    PUSH    D
0183  E1                    POP     H       ; MOVE ADDRESS TO HL
0184  C5                    PUSH    B       ; SAVE LENGTH FLAG
0185  7E                    MOV     A,M     ; GET 8 BITS OF REGISTER FROM SAVE LOCATION
0186  CDC302                CALL    NMOUT   ; DISPLAY IT
0189  F1                    POP     PSW     ; GET BACK LENGTH FLAG
018A  F5                    PUSH    PSW     ; SAVE IT AGAIN
018B  B7                    ORA     A       ; SET F/F'S
018C  CA9401                JZ      XCM20   ; IF 8 BIT REGISTER, NOTHING MORE TO DISPLAY
018F  2B                    DCX     H       ; ELSE, FOR 16 BIT REGISTER, GET LOWER 8 BITS
0190  7E                    MOV     A,M
0191  CDC302                CALL    NMOUT   ; DISPLAY THEM
0194                XCM20:
0194  0E2D                  MVI     C,'-'
0196  CDF401                CALL    ECHO    ; USE DASH AS SEPARATOR
0199  CD2202                CALL    GETHX   ; SEE IF THERE IS A VALUE TO PUT INTO REGISTER
    1               +       FALSE   XCM30   ; NO - GO CHECK FOR NEXT REGISTER
019C 1 D2B401       +       JNC     XCM30
019F  7A                    MOV     A,D
01A0  32F913                STA     TEMP    ; ELSE, SAVE THE TERMINATOR FOR NOW
01A3  F1                    POP     PSW     ; GET BACK LENGTH FLAG
01A4  E1                    POP     H       ; PUT ADDRESS OF SAVE LOCATION INTO HL
01A5  B7                    ORA     A       ; SET F/F'S
01A6  CAAB01                JZ      XCM25   ; IF 8 BIT REGISTER, BRANCH
01A9  70                    MOV     M,B     ; SAVE UPPER 8 BITS
01AA  2B                    DCX     H       ; POINT TO SAVE LOCATION FOR LOWER 8 BITS
01AB                XCM25:
01AB  71                    MOV     M,C     ; STORE ALL OF 8 BIT OR LOWER 1/2 OF 16 BIT REG
01AC                XCM27:
01AC  110300                LXI     D,RTABS ; SIZE OF ENTRY IN RTAB TABLE
01AF  E1                    POP     H       ; POINTER INTO REGISTER TABLE RTAB
01B0  19                    DAD     D       ; ADD ENTRY SIZE TO POINTER
01B1  C36301                JMP     XCM10   ; DO NEXT REGISTER
01B4                XCM30:
01B4  7A                    MOV     A,D     ; GET TERMINATOR
01B5  32F913                STA     TEMP    ; SAVE IN MEMORY
01B8  D1                    POP     D       ; CLEAR STACK OF LENGTH FLAG AND ADDRESS
01B9  D1                    POP     D       ; /OF SAVE LOCATION
```

```
 01BA   C3AC01          JMP     XCM27   ; GO INCREMENT REGISTER TABLE POINTER
                        ;
                        ;
                        ;*****************************************************************
                        ;
                        ;
                        ;                       UTILITY ROUTINES
                        ;
                        ;
                        ;*****************************************************************
                        ;
                        ;
                        ; FUNCTION: BREAK
                        ; INPUTS: NONE
CTER INPUT              ; OUTPUTS: CARRY - 1 IF ESCAPE CHARA
                        ;                - 0 IF ANY OTHER CHARACTER OR NO CHARACTER PENDING
                        ; CALLS: NOTHING
                        ; DESTROYS: A,F/F'S
                        ; DESCRIPTION: BREAK IS USED TO SENSE AN ESCAPE CHARACTER FROM
                        ;               THE USER.  IF NO CHARACTER IS PENDING, OR IF THE
                        ;               PENDING CHARACTER IS NOT THE ESCAPE, THEN A FAILURE
                        ;               RETURN (CARRY=0) IS TAKEN.  IN THIS CASE,
                                                                        THE
                        ;               PENDING CHARACTER (IF ANY) IS LOST.  IF THE PENDING
                        ;               CHARACTER IS AN ESCAPE CHARACTER, BREAK TAKES A SUCCESS
                        ;               RETURN (CARRY=1).
                        ;
 01BD                   BREAK:
 01BD   DBFB                    IN      CONST   ; GET CONSOLE STATUS
 01BF   E602                    ANI     RBR     ; SEE IF CHARACTER PENDING
 01C1   CA1802                  JZ      FRET    ; NO - TAKE FAILURE RETURN
 01C4   DBFA                    IN      CNIN    ; YES - PICK UP CHARACTER
 01C6   E67F                    ANI     PRTY0   ; STRIP OFF PARITY BIT
 01C8   FE1B                    CPI     BRCHR   ; SEE IF BREAK CHARACTER
 01CA   CA4303                  JZ      SRET    ; YES - SUCCESS RETURN
 01CD   C31802                  JMP     FRET    ; NO - FAILURE RETURN - CHARACTER LOST
                        ;
                        ;
                        ;*****************************************************************
                        ;
                        ;
                        ; FUNCTION: CI
                        ; INPUTS: NONE
                        ; OUTPUTS: A - CHARACTER FROM CONSOLE
                        ; CALLS: NOTHING
                        ; DESTROYS: A,F/F'S
                        ; DESCRIPTION: CI WAITS UNTIL A CHARACTER HAS BEEN ENTERED AT THE
                        ;               CONSOLE AND THEN RETURNS THE CHARACTER, VIA THE A
                        ;               REGISSTER, TO THE CALLING ROUTINE.  THIS ROUTINE
                        ;               IS CALLED BY THE USER VIA A JUMP TABLE IN RAM.
                        ;
 01D0                   CI:
```

```
01D0   DBFB          IN      CONST   ; GET STATUS OF CONSOLE
01D2   E602          ANI     RBR     ; CHECK FOR RECEIVER BUFFER READY
01D4   CAD001        JZ      CI      ; NOT YET - WAIT
01D7   DBFA          IN      CNIN    ; READY SO GET CHARACTER
01D9   C9            RET
                ;
                ;
                ;*****************************************************************************
                ;
                ;
                ; FUNCTION: CNVBN
                ; INPUTS: C - ASCII CHARACTER '0'-'9' OR 'A'-'F'
                ; OUTPUTS: A - 0 TO F HEX
                ; CALLS: NOTHING
                ; DESTROYS: A,F/F'S
                ; DESCRIPTION: CNVBN CONVERTS THE ASCII REPRESENTATION OF A HEX
                ;              CNVBN INTO ITS CORRESPONDING BINARY VALUE.  CNVBN
                ;              DOES NOT CHECK THE VALIDITY OF ITS INPUT.
                ;
01DA            CNVBN:
01DA   79            MOV     A,C
01DB   D630          SUI     '0'     ; SUBTRACT CODE FOR '0' FROM ARGUMENT
01DD   FE0A          CPI     10      ; WANT TO TEST FOR RESULT OF 0 TO 9
01DF   F8            RM              ; IF SO, THEN ALL DONE
01E0   D607          SUI     7       ; ELSE, RESULT BETWEEN 17 AND 23 DECIMAL
01E2   C9            RET             ; SO RETURN AFTER SUBTRACTING BIAS OF 7
                ;
                ;
                ;*****************************************************************************
                ;
                ;
                ; FUNCTION: CO
                ; INPUTS: C - CHARACTER TO OUTPUT TO CONSOLE
                ; OUTPUTS: C - CHARACTER OUTPUT TO CONSOLE
                ; CALLS: NOTHING
                ; DESTROYS: A,F/F'S
                ; DESCRIPTION: CO WAITS UNTIL THE CONSOLE IS READY TO ACCEPT A CHARACTER
                ;              AND THEN SENDS THE INPUT ARGUMENT TO THE CONSOLE.
                ;
01E3            CO:
01E3   DBFB          IN      CONST   ; GET STATUS OF CONSOLE
01E5   E601          ANI     TRDY    ; SEE IF TRANSMITTER READY
01E7   CAE301        JZ      CO      ; NO - WAIT
01EA   79            MOV     A,C     ; ELSE, MOVE CHARACTER TO A REGISTER FOR OUTPUT
01EB   D3FA          OUT     CNOUT   ; SEND TO CONSOLE
01ED   C9            RET
                ;
                ;
                ;*****************************************************************************
                ;
                ;
```

```
                        ; FUNCTION CROUT
                        ; INPUTS: NONE
                        ; OUTPUTS: NONE
                        ; CALLS: ECHO
                        ; DESTROYS: A,B,C,F/F'S
                        ; DESCRIPTION: CROUT SENDS A CARRIAGE RETURN (AND HENCE A LINE
                        ;               FEED) TO THE CONSOLE.
                        ;
01EE                    CROUT:
01EE    0E0D                MVI     C,CR
01F0    CDF401              CALL    ECHO
01F3    C9                  RET
                        ;
                        ;
                        ;*****************************************************************************
                        ;
                        ;
                        ; FUNCTION: ECHO
                        ; INPUTS: C - CHARACTER TO ECHO TO TERMINAL
                        ; OUTPUTS: C - CHARACTER ECHOED TO TERMINAL
                        ; CALLS: CO
                        ; DESTROYS: A,B,F/F'S
                        ; DESCRIPTION: ECHO TAKES A SINGLE CHARACTER AS INPUT AND, VIA
                        ;               THE MONITOR, SENDS THAT CHARACTER TO THE USER
                        ;               TERMINAL.  A CARRIAGE RETURN IS ECHOED AS A CARRIAGE
                        ;               RETURN LINE FEED, AND AN ESCAPE CHARACTER IS ECHOED AS $.
                        ;
01F4                    ECHO:
01F4    41                  MOV     B,C     ; SAVE ARGUMENT
01F5    3E1B                MVI     A,ESC
01F7    B8                  CMP     B       ; SEE IF ECHOING AN ESCAPE CHARACTER
01F8    C2FD01              JNZ     ECH05   ; NO - BRANCH
01FB    0E24                MVI     C,'$'   ; YES - ECHO AS $
01FD                    ECH05:
01FD    CDE301              CALL    CO      ; DO OUTPUT THROUGH MONITOR
0200    3E0D                MVI     A,CR
0202    B8                  CMP     B       ; SEE IF CHARACTER ECHOED WAS A CARRIAGE RETURN
0203    C20B02              JNZ     ECH10   ; NO - NO NEED TO TAKE SPECIAL ACTION
0206    0E0A                MVI     C,LF    ; YES - WANT TO ECHO LINE FEED, TOO
0208    CDE301              CALL    CO
020B                    ECH10:
020B    48                  MOV     C,B     ; RESTORE ARGUMENT
020C    C9                  RET
                        ;
                        ;
                        ;*****************************************************************************
                        ;
                        ;
                        ; FUNCTION: ERROR
                        ; INPUTS: NONE
                        ; OUTPUTS: NONE
```

```
                        ; CALLS: ECHO,CROUT,GETCM
                        ; DESTROYS: A,B,C,F/F'S
                        ; DESCRIPTION: ERROR PRINTS THE ERROR CHARACTER (CURRENTLY AN ASTERISK)
                        ;              ON THE CONSOLE, FOLLOWED BY A CARRIAGE RETURN-LINE FEED,
                        ;              AND THEN RETURNS CONTROL TO THE COMMAND RECOGNIZER.
                        ;
020D                    ERROR:
020D    0E2A                MVI     C,'*'
020F    CDF401              CALL    ECHO    ; SEND * TO CONSOLE
0212    CDEE01              CALL    CROUT   ; SKIP TO BEGINNING OF NEXT LINE
0215    C32B00              JMP     GETCM   ; TRY AGAIN FOR ANOTHER COMMAND
                        ;
                        ;
                        ;*****************************************************************************
                        ;
                        ;
                        ; FUNCTION: FRET
                        ; INPUTS: NONE
                        ; OUTPUTS: CARRY - ALWAYS 0
                        ; CALLS: NOTHING
                        ; DESTROYS: CARRY
                        ; DESCRIPTION: FRET IS JUMPED TO BY ANY ROUTINE THAT WISHES TO
                        ;              INDICATE FAILURE ON RETURN.  FRET SETS THE CARRY
                        ;              FALSE, DENOTING FAILURE, AND THEN RETURNS TO THE
                        ;              CALLER OF THE ROUTINE INVOKING FRET.
                        ;
0218                    FRET:
0218    37                  STC             ; FIRST SET CARRY TRUE
0219    3F                  CMC             ; THEN COMPLEMENT IT TO MAKE IT FALSE
021A    C9                  RET             ; RETURN APPROPRIATELY
                        ;
                        ;
                        ;*****************************************************************************
                        ;
                        ;
                        ; FUNCTION: GETCH
                        ; INPUTS: NONE
                        ; OUTPUTS: C - NEXT CHARACTER IN INPUT STREAM
                        ; CALLS: CI
                        ; DESTROYS: A,C,F/F'S
                        ; DESCRIPTION: GETCH RETURNS THE NEXT CHARACTER IN THE INPUT STREAM
                        ;              TO THE CALLING PROGRAM.
                        ;
021B                    GETCH:
021B    CDD001              CALL    CI      ; GET CHARACTER FROM TERMINAL
021E    E67F                ANI     PRTY0   ; TURN OFF PARITY BIT IN CASE SET BY CONSOLE
0220    4F                  MOV     C,A     ; PUT VALUE IN C REGISTER FOR RETURN
0221    C9                  RET
                        ;
                        ;
                        ;*****************************************************************************
```

```
                        ;
                        ;
                        ; FUNCTION: GETHX
                        ; INPUTS: NONE
                        ; OUTPUTS: BC - 16 BIT INTEGER
                        ;          D - CHARACTER WHICH TERMINATED THE INTEGER
                        ;          CARRY - 1 IF FIRST CHARACTER NOT DELIMITER
                        ;                - 0 IF FIRST CHARACTER IS DELIMITER
                        ; CALLS: GETCH,ECHO,VALDL,VALDG,CNVBN,ERROR
                        ; DESTROYS: A,B,C,D,E,F/F'S
                        ; DESCRIPTION: GETHX ACCEPTS A STRING OF HEX DIGITS FROM THE INPUT
                        ;              STREAM AND RETURNS THEIR VALUE AS A 16 BIT BINARY
                        ;              INTEGER.  IF MORE THAN 4 HEX DIGITS ARE ENTERED,
                        ;              ONLY THE LAST 4 ARE USED.  THE NUMBER TERMINATES WHEN
                        ;              A VALID DELIMITER IS ENCOUNTERED.  THE DELIMITER IS
                        ;              ALSO RETURNED AS AN OUTPUT OF THE FUNCTION.  ILLEGAL
                        ;              CHARACTERS (NOT HEX DIGITS OR DELIMITERS) CAUSE AN
                        ;              ERROR INDICATION.  IF THE FIRST (VALID) CHARACTER
                        ;              ENCOUNTERED IN THE INPUT STREAM IS NOT A DELIMITER,
                        ;              GETHX WILL RETURN WITH THE CARRY BIT SET TO 1;
                        ;              OTHERWISE, THE CARRY BIT IS SET TO 0 AND THE CONTENTS
                        ;              OF BC ARE UNDEFINED.
                        ;
0222                    GETHX:
0222  E5                        PUSH    H       ; SAVE HL
0223  210000                    LXI     H,0     ; INITIALIZE RESULT
0226  1E00                      MVI     E,0     ; INITIALIZE DIGIT FLAG TO FALSE
0228                    GHX05:
0228  CD1B02                    CALL    GETCH   ; GET A CHARACTER
022B  4F                        MOV     C,A
022C  CDF401                    CALL    ECHO    ; ECHO THE CHARACTER
022F  CD8A03                    CALL    VALDL   ; SEE IF DELIMITER
    1                   +       FALSE   GHX10   ; NO - BRANCH
0232  1 D24102            +     JNC     GHX10
0235  51                        MOV     D,C     ; YES - ALL DONE, BUT WANT TO RETURN DELIMITER
0236  E5                        PUSH    H
0237  C1                        POP     B       ; MOVE RESULT TO BC
0238  E1                        POP     H       ; RESTORE HL
0239  7B                        MOV     A,E     ; GET FLAG
023A  B7                        ORA     A       ; SET F/F'S
023B  C24303                    JNZ     SRET    ; IF FLAG NON-0, A NUMBER HAS BEEN FOUND
023E  CA1802                    JZ      FRET    ; ELSE, DELIMITER WAS FIRST CHARACTER
0241                    GHX10:
0241  CD6F03                    CALL    VALDG   ; IF NOT DELIMITER, SEE IF DIGIT
    1                   +       FALSE   ERROR   ; ERROR IF NOT A VALID DIGIT, EITHER
0244  1 D20D02            +     JNC     ERROR
0247  CDDA01                    CALL    CNVBN   ; CONVERT DIGIT TO ITS BINARY VALUE
024A  1EFF                      MVI     E,0FFH  ; SET DIGIT FLAG NON-0
024C  29                        DAD     H       ; *2
024D  29                        DAD     H       ; *4
024E  29                        DAD     H       ; *8
```

```
024F   29              DAD     H       ; *16
0250   0600            MVI     B,0     ; CLEAR UPPER 8 BITS OF BC PAIR
0252   4F              MOV     C,A     ; BINARY VALUE OF CHARACTER INTO C
0253   09              DAD     B       ; ADD THIS VALUE TO PARTIAL RESULT
0254   C32802          JMP     GHX05   ; GET NEXT CHARACTER
                       ;
                       ;
                       ;*****************************************************************
                       ;
                       ;
                       ; FUNCTION: GETNM
                       ; INPUTS: C - COUNT OF NUMBERS TO FIND IN INPUT STREAM
                       ; OUTPUTS: TOP OF STACK - NUMBERS FOUND IN REVERSE ORDER (LAST ON TOP
                       ;                         OF STACK)
                       ; CALLS: GETHX,HILO,ERROR
                       ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                       ; DESCRIPTION: GETNM FINDS A SPECIFIED COUNT OF NUMBERS, BETWEEN 1
                       ;              AND 3, INCLUSIVE,  IN THE INPUT
                       ;              STREAM AND RETURNS THEIR VALUES ON THE STACK.  IF 2
                       ;              OR MORE NUMBERS ARE REQUESTED, THEN THE FIRST MUST BE
                       ;              LESS THAN OR EQUAL TO THE SECOND, OR THE FIRST AND
                       ;              SECOND NUMBERS WILL BE SET EQUAL.  THE LAST NUMBER
                       ;              REQUESTED MUST BE TERMINATED BY A CARRIAGE RETURN
                       ;              OR AN ERROR INDICATION WILL RESULT.
                       ;
0257                   GETNM:
0257   2E03                    MVI     L,3     ; PUT MAXIMUM ARGUMENT COUNT INTO L
0259   79                      MOV     A,C     ; GET THE ACTUAL ARGUMENT COUNT
025A   E603                    ANI     3       ; FORCE TO MAXIMUM OF 3
025C   C8                      RZ              ; IF 0, DON'T BOTHER TO DO ANYTHIING
025D   67                      MOV     H,A     ; ELSE, PUT ACTUAL COUNT INTO H
025E                   GNM05:
025E   CD2202                  CALL    GETHX   ; GET A NUMBER FROM INPUT STREAM
    1                  +       FALSE   ERROR   ; ERROR IF NOT THERE - TOO FEW NUMBERS
0261 1 D20D02          +       JNC     ERROR
0264   C5                      PUSH    B       ; ELSE, SAVE NUMBER ON STACK
0265   2D                      DCR     L       ; DECREMENT MAXIMUM ARGUMENT COUNT
0266   25                      DCR     H       ; DECREMENT ACTUAL ARGUMENT COUNT
0267   CA7302                  JZ      GNM10   ; BRANCH IF NO MORE NUMBERS WANTED
026A   7A                      MOV     A,D     ; ELSE, GET NUMBER TERMINATOR TO A
026B   FE0D                    CPI     CR      ; SEE IF CARRIAGE RETURN
026D   CA0D02                  JZ      ERROR   ; ERROR IF SO.- TOO FEW NUMBERS
0270   C35E02                  JMP     GNM05   ; ELSE, PROCESS NEXT NUMBER
0273                   GNM10:
0273   7A                      MOV     A,D     ; WHEN COUNT 0, CHECK LAST TERMINATOR
0274   FE0D                    CPI     CR
0276   C20D02                  JNZ     ERROR   ; ERROR IF NOT CARRIAGE RETURN
0279   01FFFF                  LXI     B,0FFFFH        ; HL GETS LARGEST NUMBER
027C   7D                      MOV     A,L     ; GET WHAT'S LEFT OF MAXIMUM ARG COUNT
027D   B7                      ORA     A       ; CHECK FOR 0
027E   CA8602                  JZ      GNM20   ; IF YES, 3 NUMBERS WERE INPUT
```

```
0281                GNM15:
0281  C5                    PUSH    B       ; IF NOT, FILL REMAINING ARGUMENTS WITH 0FFFFH
0282  2D                    DCR     L
0283  C28102                JNZ     GNM15
0286                GNM20:
0286  C1                    POP     B       ; GET THE 3 ARGUMENTS OUT
0287  D1                    POP     D
0288  E1                    POP     H
0289  CD9C02                CALL    HILO    ; SEE IF FIRST >= SECOND
   1              +         FALSE   GNM25   ; NO - BRANCH
028C 1 D29102     +         JNC     GNM25
028F  54                    MOV     D,H
0290  5D                    MOV     E,L     ; YES - MAKE SECOND EQUAL TO THE FIRST
0291                GNM25:
0291  E3                    XTHL            ; PUT FIRST ON STACK - GET RETURN ADDR
0292  D5                    PUSH    D       ; PUT SECOND ON STACK
0293  C5                    PUSH    B       ; PUT THIRD ON STACK
0294  E5                    PUSH    H       ; PUT RETURN ADDRESS ON STACK
0295                GNM30:
0295  3D                    DCR     A       ; DECREMENT RESIDUAL COUNT
0296  F8                    RM              ; IF NEGATIVE, PROPER RESULTS ON STACK
0297  E1                    POP     H       ; ELSE, GET RETURN ADDR
0298  E3                    XTHL            ; REPLACE TOP RESULT WITH RETURN ADDR
0299  C39502                JMP     GNM30   ; TRY AGAIN
                    ;
                    ;
                    ;*****************************************************************
                    ;
                    ; FUNCTION: HILO
                    ; INPUTS: DE - 16 BIT INTEGER
                    ;         HL - 16 BIT INTEGER
                    ; OUTPUTS: CARRY - 0 IF HL<DE
                    ;                - 1 IF HL>=DE
                    ; CALLS: NOTHING
                    ; DESTROYS: F/F'S
                    ; DESCRIPTION: HILO COMPARES THE 2 16 BIT INTEGERS IN HL AND DE.  THE
                    ;               INTEGERS ARE TREATED AS UNSIGNED NUMBERS.  THE CARRY
                    ;               BIT IS SET ACCORDING TO THE RESULT OF THE COMPARISON.
                    ;
029C                HILO:
029C  C5                    PUSH    B       ; SAVE BC
029D  47                    MOV     B,A     ; SAVE A IN B REGISTER
029E  E5                    PUSH    H       ; SAVE HL PAIR
029F  7A                    MOV     A,D     ; CHECK FOR DE = 0000H
02A0  B3                    ORA     E
02A1  CABD02                JZ      HIL05   ; WE'RE AUTOMATICALLY DONE IF IT IS
02A4  23                    INX     H       ; INCREMENT HL BY 1
02A5  7C                    MOV     A,H     ; WANT TO TEST FOR 0 RESULT AFTER
02A6  B5                    ORA     L       ; /INCREMENTING
02A7  CABD02                JZ      HIL05   ; IF SO, HL MUST HAVE CONTAINED 0FFFFH
```

```
02AA   E1            POP     H       ; IF NOT, RESTORE ORIGINAL HL
02AB   D5            PUSH    D       ; SAVE DE
02AC   3EFF          MVI     A,0FFH  ; WANT TO TAKE 2'S COMPLEMENT OF DE CONTENTS
02AE   AA            XRA     D
02AF   57            MOV     D,A
02B0   3EFF          MVI     A,0FFH
02B2   AB            XRA     E
02B3   5F            MOV     E,A
02B4   13            INX     D       ; 2'S COMPLEMENT OF DE TO DE
02B5   7D            MOV     A,L
02B6   83            ADD     E       ; ADD HL AND DE
02B7   7C            MOV     A,H
02B8   8A            ADC     D       ; THIS OPERATION SETS CARRY PROPERLY
02B9   D1            POP     D       ; RESTORE ORIGINAL DE CONTENTS
02BA   78            MOV     A,B     ; RESTORE ORIGINAL CONTENTS OF A
02BB   C1            POP     B       ; RESTORE ORIGINAL CONTENTS OF BC
02BC   C9            RET             ; RETURN WITH CARRY SET AS REQUIRED
02BD             HIL05:
02BD   E1            POP     H       ; IF HL CONTAINS 0FFFFH, THEN CARRY CAN
02BE   78            MOV     A,B     ; /ONLY BE SET TO 1
02BF   C1            POP     B       ; RESTORE ORIGINAL CONTENTS OF REGISTERS
02C0   C34303        JMP     SRET    ; SET CARRY AND RETURN
                     ;
                     ;*****************************************************************
                     ;
                     ;
                     ; FUNCTION: NMOUT
                     ; INPUTS: A - 8 BIT INTEGER
                     ; OUTPUTS: NONE
                     ; CALLS: ECHO,PRVAL
                     ; DESTROYS: A,B,C,F/F'S
                     ; DESCRIPTION: NNMOUT CONVERTS THE 8 BIT, UNSIGNED INTEGER IN THE
                     ;              A REGISTER INTO 2 ASCII CHARACTERS.  THE ASCII CHARACTERS
                     ;              ARE THE ONES REPRESENTING THE 8 BITS.  THESE TWO
                     ;              CHARACTERS ARE SENT TO THE CONSOLE AT THE CURRENT PRINT
                     ;              POSITION OF THE CONSOLE.
                     ;
02C3             NMOUT:
02C3   E5            PUSH    H       ; SAVE HL - DESTROYED BY PRVAL
02C4   F5            PUSH    PSW     ; SAVE ARGUMENT
02C5   0F            RRC
02C6   0F            RRC
02C7   0F            RRC
02C8   0F            RRC             ; GET UPPER 4 BITS TO LOW 4 BIT POSITIONS
02C9   E60F          ANI     HCHAR   ; MASK OUT UPPER 4 BITS - WANT 1 HEX CHAR
02CB   4F            MOV     C,A
02CC   CDDE02        CALL    PRVAL   ; CONVERT LOWER 4 BITS TO ASCII
02CF   CDF401        CALL    ECHO    ; SEND TO TERMINAL
02D2   F1            POP     PSW     ; GET BACK ARGUMENT
02D3   E60F          ANI     HCHAR   ; MASK OUT UPPER 4 BITS - WANT 1 HEX CHAR
```

```
02D5   4F          MOV     C,A
02D6   CDDE02      CALL    PRVAL
02D9   CDF401      CALL    ECHO
02DC   E1          POP     H       ; RESTORE SAVED VALUE OF HL
02DD   C9          RET
                ;
                ;
                ;*****************************************************************************
                ;
                ;
                ; FUNCTION;  PRVAL
                ; INPUTS: C - INTEGER, RANGE 0 TO F
                ; OUTPUTS: C - ASCII CHARACTER
                ; CALLS: NOTHING
                ; DESTROYS: B,C,H,L,F/F'S
                ; DESCRIPTION: PRVAL CONVERTS A NUMBER IN THE RANGE 0 TO F HEX TO
                ;              THE CORRESPONDING ASCII CHARACTER, 0-9,A-F.  PRVAL
                ;              DOES NOT CHECK THE VALIDITY OF ITS INPUT ARGUMENT.
                ;
02DE            PRVAL:
02DE   21BF03      LXI     H,DIGTB ; ADDRESS OF TABLE
02E1   0600        MVI     B,0     ; CLEAR HIGH ORDER BITS OF BC
02E3   09          DAD     B       ; ADD DIGIT VALUE TO HL ADDRESS
02E4   4E          MOV     C,M     ; FETCH CHARACTER FROM MEMORY
02E5   C9          RET
                ;
                ;*****************************************************************************
                ;
                ;
                ; FUNCTION: REGDS
                ; INPUTS: NONE
                ; OUTPUTS: NONE
                ; CALLS: ECHO,NMOUT,ERROR,CROUT
                ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                ; DESCRIPTION: REGDS DISPLAYS THE CONTENTS OF THE REGISTER SAVE
                ;              LOCATIONS, IN FORMATTED FORM, ON THE CONSOLE.  THE
                ;              DISPLAY IIS DRIVEN FROM A TABLE, RTAB, WHICH CONTAINS
                ;              THE REGISTER'S PRINT SYMBOL, SAVE LOCATION ADDRESS,
                ;              AND LENGTH (8 OR 16 BITS).
                ;
02E6            REGDS:
02E6   21CF03      LXI     H,RTAB  ; LOAD HL WITH ADDRESS OF START OF TABLE
02E9            REG05:
02E9   4E          MOV     C,M     ; GET PRINT SYMBOL OF REGISTER
02EA   79          MOV     A,C
02EB   B7          ORA     A       ; TEST FOR 0 - END OF TABLE
02EC   C2F302      JNZ     REG10   ; IF NOT END, BRANCH
02EF   CDEE01      CALL    CROUT   ; ELSE, CARRIAGE RETURN/LINE FEED TO END
02F2   C9          RET             ; /DISPLAY
02F3            REG10:
```

```
02F3   CDF401          CALL    ECHO    ; ECHO CHARACTER
02F6   0E3D            MVI     C,'='
02F8   CDF401          CALL    ECHO    ; OUTPUT EQUALS SIGN, I.E. A=
02FB   23              INX     H       ; POINT TO START OF SAVE LOCATION ADDRESS
02FC   5E              MOV     E,M     ; GET LSP OF SAVE LOCATION ADDRESS TO E
02FD   1613            MVI     D,DATA SHR 8    ; PUT MSP OF SAVE LOC ADDRESS INTO D
02FF   23              INX     H       ; POINT TO LENGTH FLAG
0300   1A              LDAX    D       ; GET CONTENTS OF SAVE ADDRESS
0301   CDC302          CALL    NMOUT   ; DISPLAY ON CONSOLE
0304   7E              MOV     A,M     ; GET LENGTH FLAG
0305   B7              ORA     A       ; SET SIGN F/F
0306   CA0E03          JZ      REG15   ; IF 0, REGISTER IS 8 BITS
0309   1B              DCX     D       ; ELSE, 16 BIT REGISTER SO MORE TO DISPLAY
030A   1A              LDAX    D       ; GET LOWER 8 BITS
030B   CDC302          CALL    NMOUT   ; DISPLAY THEM
030E                REG15:
030E   0E20            MVI     C,' '
0310   CDF401          CALL    ECHO
0313   23              INX     H       ; POINT TO START OF NEXT TABLE ENTRY
0314   C3E902          JMP     REG05   ; DO NEXT REGISTER
                    ;
                    ;
                    ;*****************************************************************
                    ;
                    ;
                    ; FUNCTION: RGADR
                    ; INPUTS: C - CHARACTER DENOTING REGISTER
                    ; OUTPUTS: BC - ADDRESS OF ENTRY IN RTAB CORRESPONDING TO REGISTER
                    ; CALLS: ERROR
                    ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                    ; DESCRIPTION: RGADR TAKES A SINGLE CHARACTER AS INPUT.  THIS CHARACTER
                    ;               DENOTES A REGISTER.  RGADR SEARCHES THE TABLE RTAB
                    ;               FOR A MATCH ON THE INPUT ARGUMENT.  IF ONE OCCURS,
                    ;               RGADR RETURNS THE ADDRESS OF THE ADDRESS OF THE
                    ;               SAVE LOCATION CORRESPONDING TO THE REGISTER.  THIS
                    ;               ADDRESS POINTS INTO RTAB.  IF NO MATCH OCCURS, THEN
                    ;               THE REGISTER IDENTIFIER IS ILLEGAL AND CONTROL IS
                    ;               PASSED TO THE ERROR ROUTINE.
                    ;
0317                RGADR:
0317   21CF03          LXI     H,RTAB  ; HL GETS ADDRESS OF TABLE START
031A   110300          LXI     D,RTABS ; DE GET SIZE OF A TABLE ENTRY
031D                RGA05:
031D   7E              MOV     A,M     ; GET REGISTER IDENTIFIER
031E   B7              ORA     A       ; CHECK FOR TABLE END (IDENTIFIER IS 0)
031F   CA0D02          JZ      ERROR   ; IF AT END OF TABLE, ARGUMENT IS ILLEGAL
0322   B9              CMP     C       ; ELSE, COMPARE TABLE ENTRY AND ARGUMENT
0323   CA2A03          JZ      RGA10   ; IF EQUAL, WE'VE FOUND WHAT WE'RE LOOKING FOR
0326   19              DAD     D       ; ELSE, INCREMENT TABLE POINTER TO NEXT ENTRY
0327   C31D03          JMP     RGA05   ; TRY AGAIN
032A                RGA10:
```

```
032A  23              INX     H       ; IF A MATCH, INCREMENT TABLE POINTER TO
032B  44              MOV     B,H     ; /SAVE LOCATION ADDRESS
032C  4D              MOV     C,L     ; RETURN THIS VALUE
032D  C9              RET
                ;
                ;
                ;*****************************************************************
                ;
                ;
                ; FUNCTION: RSTTF
                ; INPUTS: NONE
                ; OUTPUTS: NONE
                ; CALLS: NOTHING
                ; DESTROYS: A,B,C,D,E,H,L,F/F'S
                ; DESCRIPTION: RSTTF RESTORES ALL CPU REGISTER, FLIP/FLOPS, STACK
                ;              POINTER AND PROGRAM COUNTER FROM THEIR RESPECTIVE
                ;              SAVE LOCATIONS IN MEMORY.  THE ROUTINE THEN TRANSFERS
                ;              CONTROL TO THE LOCATION SPECIFIED BY THE PROGRAM
                ;              COUNTER (I.E. THE RESTORED VALUE).  THE ROUTINE
                ;              EXITS WITH THE INTERRUPTS ENABLED.
                ;
032E            RSTTF:
032E  F3              DI              ; DISABLE INTERRUPTS WHILE RESTORING THINGS
032F  21ED13          LXI     H,MSTAK ; SET MONITOR STACK POINTER TO START OF STACK
0332  F9              SPHL
0333  D1              POP     D       ; START ALSO END OF REGISTER SAVE AREA
0334  C1              POP     B
0335  F1              POP     PSW
0336  2AF713          LHLD    SSAVE   ; RESTORE USER STACK POINTER
0339  F9              SPHL
033A  2AF513          LHLD    PSAVE
033D  E5              PUSH    H       ; PUT USER RETURN ADDRESS ON USER STACK
033E  2AF313          LHLD    LSAVE   ; RESTORE HL REGISTERS
0341  FB              EI              ; ENABLE INTERRUPTS NOW
0342  C9              RET             ; JUMP TO RESTORED PC LOCATION
                ;
                ;
                ;*****************************************************************
                ;
                ;
                ; FUNCTION: SRET
                ; INPUTS: NONE
                ; OUTPUTS: CARRY = 1
                ; CALLS: NOTHING
                ; DESTROYS: CARRY
                ; DESCRIPTION: SRET IS JUMPED TO BY ROUTINES WISHING TO RETURN SUCCESS.
                ;              SRET SETS THE CARRY TRUE AND THEN RETURNS TO THE
                ;              CALLER OF THE ROUTINE INVOKING SRET.
                ;
0343            SRET:
0343  37              STC             ; SET CARRY TRUE
```

```
0344  C9              RET             ; RETURN APPROPRIATELY
                      ;
                      ;
                      ;*****************************************************************
                      ;
                      ;
                      ; FUNCTION: STHF0
                      ; INPUTS: DE - 16 BIT ADDRESS OF BYTE TO BE STORED INTO
                      ; OUTPUTS: NONE
                      ; CALLS: STHLF
                      ; DESTROYS: A,B,C,H,L,F/F'S
                      ; DESCRIPTION: STHF0 CHECKS THE HALF BYTE FLAG IN TEMP TO SEE IF
                      ;               IT IS SET TO LOWER.  IF SO, STHF0 STORES A 0 TO
                      ;               PAD OUT THE LOWER HALF OF THE ADDRESSED BYTE;
                      ;               OTHERWISE, THE ROUTINE TAKES NO ACTION.
                      ;
0345                  STHF0:
0345  3AF913          LDA     TEMP    ; GET HALF BYTE FLAG
0348  B7              ORA     A       ; SET F/F'S
0349  C0              RNZ             ; IF SET TO UPPER, DON'T DO ANYTHING
034A  0E00            MVI     C,0     ; ELSE, WANT TO STORE THE VALUE 0
034C  CD5003          CALL    STHLF   ; DO IT
034F  C9              RET
                      ;
                      ;
                      ;*****************************************************************
                      ;
                      ;
                      ; FUNCTION: STHLF
                      ; INPUTS: C - 4 BIT VALUE TO BE STORED IN HALF BYTE
                      ;         DE - 16 BIT ADDRESS OF BYTE TO BE STORED INTO
                      ; OUTPUTS: NONE
                      ; CALLS: NOTHING
                      ; DESTROYS: A,B,C,H,L,F/F'S
                      ; DESCRIPTION: STHLF TAKES THE 4 BIT VALUE IN C AND STORES IT IN
                      ;               HALF OF THE BYTE ADDRESSED BY REGISTERS DE.  THE
                      ;               HALF BYTE USED (EITHER UPPER OR LOWER) IS DENOTED
                      ;               BY THE VALUE OF THE FLAG IN TEMP.  STHLF ASSUMES
                      ;               THAT THIS FLAG HAS BEEN PREVIOUSLY SET
                      ;               (NOMINALLY BY ICMD).
                      ;
0350                  STHLF:
0350  D5              PUSH    D
0351  E1              POP     H       ; MOVE ADDRESS OF BYTE INTO HL
0352  79              MOV     A,C     ; GET VALUE
0353  E60F            ANI     0FH     ; FORCE TO 4 BIT LENGTH
0355  4F              MOV     C,A     ; PUT VALUE BACK
0356  3AF913          LDA     TEMP    ; GET HALF BYTE FLAG
0359  B7              ORA     A       ; CHECK FOR LOWER HALF
035A  C26303          JNZ     STH05   ; BRANCH IF NOT
035D  7E              MOV     A,M     ; ELSE, GET BYTE
```

```
035E   E6F0          ANI     0F0H    ; CLEAR LOWER 4 BITS
0360   B1            ORA     C       ; OR IN VALUE
0361   77            MOV     M,A     ; PUT BYTE BACK
0362   C9            RET
0363                STH05:
0363   7E            MOV     A,M     ; IF UPPER HALF, GET BYTE
0364   E60F          ANI     0FH     ; CLEAR UPPER 4 BITS
0366   47            MOV     B,A     ; SAVE BYTE IN B
0367   79            MOV     A,C     ; GET VALUE
0368   0F            RRC
0369   0F            RRC
036A   0F            RRC
036B   0F            RRC             ; ALIGN TO UPPER 4 BITS
036C   B0            ORA     B       ; OR IN ORIGINAL LOWER 4 BITS
036D   77            MOV     M,A     ; PUT NEW CONFIGURATION BACK
036E   C9            RET
                    ;
                    ;
                    ;*****************************************************************
                    ;
                    ;
                    ; FUNCTION: VALDG
                    ; INPUTS: C - ASCII CHARACTER
                    ; OUTPUTS: CARRY - 1 IF CHARACTER REPRESENTS VALID HEX DIGIT
                    ;                - 0 OTHERWISE
                    ; CALLS: NOTHING
                    ; DESTROYS: A,F/F'S
                    ; DESCRIPTION: VALDG RETURNS SUCCESS IF ITS INPUT ARGUMENT IS
                    ;               AN ASCII CHARACTER REPRESENTING A VALID HEX DIGIT
                    ;                    `-F), AND FAILURE OTHERWISE.
                    ;
036F                VALDG:
036F   79            MOV     A,C
0370   FE30          CPI     '0'     ; TEST CHARACTER AGAINST '0'
0372   FA1802        JM      FRET    ; IF ASCII CODE LESS, CANNOT BE VALID DIGIT
0375   FE39          CPI     '9'     ; ELSE, SEE IF IN RANGE '0'-'9'
0377   FA4303        JM      SRET    ; CODE BETWEEN '0' AND '9'
037A   CA4303        JZ      SRET    ; CODE EQUAL '9'
037D   FE41          CPI     'A'     ; NOT A DIGIT - TRY FOR A LETTER
037F   FA1802        JM      FRET    ; NO - CODE BETWEEN '9' AND 'A'
0382   FE47          CPI     'G'
0384   F21802        JP      FRET    ; NO - CODE GREATER THAN 'F'
0387   C34303        JMP     SRET    ; OKAY - CODE IS 'A' TO 'F', INCLUSIVE
                    ;
                    ;
                    ;*****************************************************************
                    ;
                    ;
                    ; FUNCTION: VALDL
                    ; INPUTS: C - CHARACTER
                    ; OUTPUTS: CARRY - 1 IF INPUT ARGUMENT VALID DELIMTER
```

```
                        ;                       - 0 OTHERWISE
                        ; CALLS: NOTHING
                        ; DESTROYS: A,F/F'S
                        ; DESCRIPTION: VALDL RETURNS SUCCESS IF ITS INPUT ARGUMENT IS A VALID
                        ;               DELIMITER CHARACTER (SPACE, COMMA, CARRIAGE RETURN) AND
                        ;               FAILURE OTHERWISE.
                        ;
038A                    VALDL:
038A    79                      MOV     A,C
038B    FE2C                    CPI     ','     ; CHECK FOR COMMA
038D    CA4303                  JZ      SRET
0390    FE0D                    CPI     CR      ; CHECK FOR CARRIAGE RETURN
0392    CA4303                  JZ      SRET
0395    FE20                    CPI     ' '     ; CHECK FOR SPACE
0397    CA4303                  JZ      SRET
039A    C31802                  JMP     FRET    ; ERROR IF NONE OF THE ABOVE
                        ;
                        ;
                        ;*****************************************************************
                        ;
                        ;
                        ;                       MONITOR TABLES
                        ;
                        ;
                        ;*****************************************************************
                        ;
                        ;
039D                    SGNON:                  ; SIGNON MESSAGE
039D    0D0A4D43                DB      CR,LF,'MCS-80 KIT',CR,LF
03A1    532D3830
03A5    204B4954
03A9    0D0A
000E                    LSGNON          EQU     $-SGNON ; LENGTH OF SIGNON MESSAGE
                        ;
03AB                    CADR:                   ; TABLE OF ADDRESSES OF COMMAND ROUTINES
03AB    0000                    DW      0       ; DUMMY
03AD    4101                    DW      XCMD
03AF    1D01                    DW      SCMD
03B1    FD00                    DW      MCMD
03B3    B300                    DW      ICMD
03B5    9500                    DW      GCMD
03B7    5E00                    DW      DCMD
                        ;
03B9                    CTAB:                   ; TABLE OF VALID COMMAND CHARACTERS
03B9    44                      DB      'D'
03BA    47                      DB      'G'
03BB    49                      DB      'I'
03BC    4D                      DB      'M'
03BD    53                      DB      'S'
03BE    58                      DB      'X'
0006                    NCMDS   EQU     $-CTAB  ; NUMBER OF VALID COMMANDS
```

```
                        ;
03BF                    DIGTB:                          ; TABLE OF PRINT VALUES OF HEX DIGITS
03BF    30                      DB      '0'
03C0    31                      DB      '1'
03C1    32                      DB      '2'
03C2    33                      DB      '3'
03C3    34                      DB      '4'
03C4    35                      DB      '5'
03C5    36                      DB      '6'
03C6    37                      DB      '7'
03C7    38                      DB      '8'
03C8    39                      DB      '9'
03C9    41                      DB      'A'
03CA    42                      DB      'B'
03CB    43                      DB      'C'
03CC    44                      DB      'D'
03CD    45                      DB      'E'
03CE    46                      DB      'F'
                        ;
03CF                    RTAB:                           ; TABLE OF REGISTER INFORMATION
03CF    41                      DB      'A'             ; REGISTER IDENTIFIER
03D0    F2                      DB      ASAVE AND 0FFH  ; ADDRESS OF REGISTER SAVE LOCATION
03D1    00                      DB      0               ; LENGTH FLAG - 0=8 BITS, 1=16 BITS
0003                    RTABS   EQU     $-RTAB  ; SIZE OF AN ENTRY IN THIS TABLE
03D2    42                      DB      'B'
03D3    F0                      DB      BSAVE AND 0FFH
03D4    00                      DB      0
03D5    43                      DB      'C'
03D6    EF                      DB      CSAVE AND 0FFH
03D7    00                      DB      0
03D8    44                      DB      'D'
03D9    EE                      DB      DSAVE AND 0FFH
03DA    00                      DB      0
03DB    45                      DB      'E'
03DC    ED                      DB      ESAVE AND 0FFH
03DD    00                      DB      0
03DE    46                      DB      'F'
03DF    F1                      DB      FSAVE AND 0FFH
03E0    00                      DB      0
03E1    48                      DB      'H'
03E2    F4                      DB      HSAVE AND 0FFH
03E3    00                      DB      0
03E4    4C                      DB      'L'
03E5    F3                      DB      LSAVE AND 0FFH
03E6    00                      DB      0
03E7    4D                      DB      'M'
03E8    F4                      DB      HSAVE AND 0FFH
03E9    01                      DB      1
03EA    50                      DB      'P'
03EB    F6                      DB      PSAVE+1 AND 0FFH
03EC    01                      DB      1
```

```
03ED   53              DB      'S'
03EE   F8              DB      SSAVE+1 AND 0FFH
03EF   01              DB      1
03F0   00              DB      0       ; END OF TABLE MARKERS
03F1   00              DB      0
                ;
03FA                   ORG     BRTAB
                ;
03FA   C3E301          JMP     CO      ; BRANCH TABLE FOR USER ACCESSIBLE ROUTINES
03FD   C3D001          JMP     CI
                ;
                ;
                ;*****************************************************************
                ;
                ;
1300                   ORG     DATA
13ED                   ORG     REGS    ; ORG TO REGISTER SAVE - STACK GOES IN HERE
                ;
13ED            MSTAK:         EQU     $       ; START OF MONITOR STACK
13ED   00       ESAVE:         DB      0       ; E REGISTER SAVE LOCATION
13EE   00       DSAVE:         DB      0       ; D REGISTER SAVE LOCATION
13EF   00       CSAVE:         DB      0       ; C REGISTER SAVE LOCATION
13F0   00       BSAVE:         DB      0       ; B REGISTER SAVE LOCATION
13F1   00       FSAVE:         DB      0       ; FLAGS SAVE LOCATION
13F2   00       ASAVE:         DB      0       ; A REGISTER SAVE LOCATION
13F3   00       LSAVE:         DB      0       ; L REGISTER SAVE LOCATION
13F4   00       HSAVE:         DB      0       ; H REGISTER SAVE LOCATION
13F5   0000     PSAVE:         DW      0       ; PGM COUNTER SAVE LOCATION
13F7   0000     SSAVE:         DW      0       ; USER STACK POINTER SAVE LOCATION
13F9   00       TEMP:          DB      0       ; TEMPORARY MONITOR CELL
                ;
13FD                   ORG     BRLOC           ; ORG TO USER BRANCH LOCATION
                ;
0003            USRBR:         DS      3       ; BRANCH GOES IN HERE
                ;
                ;
                       END
NO PROGRAM ERRORS
```

SYMBOL TABLE

* 01

A	0007	ASAVE	13F2	B	0000	BRCHR	001B
BREAK	01BD	BRLOC	13FD	BRTAB	03FA	BSAVE	13F0
C	0001	CADR	03AB	CI	01D0	CMD	0027
CNCTL	00FB	CNIN	00FA	CNOUT	00FA	CNVBN	01DA
CO	01E3	CONST	00FB	CR	000D	CROUT	01EE
CSAVE	13EF	CTAB	03B9	D	0002	DATA	1300
DCM05	0065	DCM10	0070	DCM12	0085	DCM15	008B
DCMD	005E	DIGTB	03BF	DSAVE	13EE	E	0003
ECH05	01FD	ECH10	020B	ECHO	01F4	ERROR	020D
ESAVE	13ED	ESC	001B	FALSE	0F9C	FRET	0218
FSAVE	13F1	GCM05	00AA	GCM10	00B0	GCMD	0095
GETCH	021B	GETCM	002B	GETHX	0222	GETNM	0257
GHX05	0228	GHX10	0241	GNM05	025E	GNM10	0273
GNM15	0281	GNM20	0286	GNM25	0291	GNM30	0295
GO	0008 *	GTC03	003B	GTC05	0048	GTC10	0054
H	0004	HCHAR	000F	HIL05	02BD	HILO	029C
HSAVE	13F4	ICM05	00BE	ICM10	00E6	ICM20	00EE
ICM25	00F4	ICMD	00B3	INVRT	00FF	L	0005
LF	000A	LOWER	0000 *	LSAVE	13F3	LSGNO	000E
M	0006	MCM05	0105	MCMD	00FD	MODE	00CF
MSGL	0022	MSTAK	13ED	NCMDS	0006	NEWLN	000F
NMOUT	02C3	PRTY0	007F	PRVAL	02DE	PSAVE	13F5
PSW	0006	RBR	0002	REG05	02E9	REG10	02F3
REG15	030E	REGDS	02E6	REGS	13ED	RGA05	031D
RGA10	032A	RGADR	0317	RSTTF	032E	RSTU	0038
RTAB	03CF	RTABS	0003	SCM05	0122	SCM10	012D
SCM15	013D	SCMD	011D	SGNON	039D	SP	0006
SRET	0343	SSAVE	13F7	STH05	0363	STHF0	0345
STHLF	0350	TEMP	13F9	TERM	001B	TRDY	0001
TRUE	0F9F	UPPER	00FF	USRBR	13FD	VALDG	036F
VALDL	038A	XCM05	0154	XCM10	0163	XCM15	0170
XCM18	017B	XCM20	0194	XCM25	01AB	XCM27	01AC
XCM30	01B4	XCMD	0141				

* 02

* 03

* 04

* 05

* 06

* 07

* 08

* 09

* 10

* 11

* 12

* 13

..L

CHAPTER 3
INTERFACING THE 8080

This chapter will illustrate, in detail, how to interface the 8080 CPU with Memory and I/O. It will also show the benefits and tradeoffs encountered when using a variety of system architectures to achieve higher throughput, decreased component count or minimization of memory size.

8080 Microcomputer system design lends itself to a simple, modular approach. Such an approach will yield the designer a reliable, high performance system that contains a minimum component count and is easy to manufacture and maintain.

The overall system can be thought of as a simple block diagram. The three (3) blocks in the diagram represent the functions common to any computer system.

CPU Module* Contains the Central Processing Unit, system timing and interface circuitry to Memory and I/O devices.

Memory Contains Read Only Memory (ROM) and Read/Write Memory (RAM) for program and data storage.

I/O Contains circuitry that allows the computer system to communicate with devices or structures existing outside of the CPU or Memory array.

for example: Keyboards, Floppy Disks, Paper Tape, etc.

There are three busses that interconnect these blocks:

Data Bus† A bi-directional path on which data can flow between the CPU and Memory or I/O.

Address Bus A uni-directional group of lines that identify a particular Memory location or I/O device.

Control Bus A uni-directional set of signals that indicate the type of activity in current process.

Type of activities: 1. Memory Read
2. Memory Write
3. I/O Read
4. I/O Write
5. Interrupt Acknowledge



Figure 3-1. Typical Computer System Block Diagram

Basic System Operation

1. The CPU Module issues an activity command on the Control Bus.
2. The CPU Module issues a binary code on the Address Bus to identify which particular Memory location or I/O device will be involved in the current process activity.
3. The CPU Module receives or transmits data with the selected Memory location or I/O device.
4. The CPU Module returns to (1) and issues the next activity command.

It is easy to see at this point that the CPU module is the central element in any computer system.

*"Module" refers to a functional block, it does not reference a printed circuit board manufactured by INTEL.

†"Bus" refers to a set of signals grouped together because of the similarity of their functions.

The following pages will cover the detailed design of the CPU Module with the 8080. The three Busses (Data, Address and Control) will be developed and the interconnection to Memory and I/O will be shown.

Design philosophies and system architectures presented in this manual are consistent with product development programs underway at INTEL for the MCS-80™. Thus, the designer who uses this manual as a guide for his total system engineering is assured that all new developments in components and software for MCS-80 from INTEL will be compatible with his design approach.

CPU Module Design

The CPU Module contains three major areas:

1. The 8080 Central Processing Unit
2. A Clock Generator and High Level Driver
3. A bi-directional Data Bus Driver and System Control Logic

The following will discuss the design of the three major areas contained in the CPU Module. This design is presented as an alternative to the Intel® 8224 Clock Generator and Intel 8228 System Controller. By studying the alternative approach, the designer can more clearly see the considerations involved in the specification and engineering of the 8224 and 8228. Standard TTL components and Intel general purpose peripheral devices are used to implement the design and to achieve operational characteristics that are as close as possible to those of the 8224 and 8228. Many auxiliary timing functions and features of the 8224 and 8228 are too complex to practically implement in standard components, so only the basic functions of the 8224 and 8228 are generated. Since significant benefits in system timing and component count reduction can be realized by using the 8224 and 8228, this is the preferred method of implementation.

1. 8080 CPU

The operation of the 8080 CPU was covered in previous chapters of this manual, so little reference will be made to it in the design of the Module.

2. Clock Generator and High Level Driver

The 8080 is a dynamic device, meaning that its internal storage elements and logic circuitry require a timing reference (Clock), supplied by external circuitry, to refresh and provide timing control signals.

The 8080 requires two (2) such Clocks. Their waveforms must be non-overlapping, and comply with the timing and levels specified in the 8080 A.C. and D.C. Characteristics, page 5-15.

Clock Generator Design

The Clock Generator consists of a crystal controlled,



Figure 3-2. 8080 CPU Interface



Figure 3-3. 8080 Clock Generator

20 MHZ oscillator, a four bit counter, and gating circuits.

The oscillator provides a 20 MHZ signal to the input of a four (4) bit, presettable, synchronous, binary counter. By presetting the counter as shown in figure 3-3 and clocking it with the 20 MHZ signal, a simple decoding of the counters outputs using standard TTL gates, provides proper timing for the two (2) 8080 clock inputs.

Note that the timing must actually be measured at the output of the High Level Driver to take into account the added delays and waveform distortions within such a device.

High Level Driver Design

The voltage level of the clocks for the 8080 is not TTL compatible like the other signals that input to the 8080. The voltage swing is from .6 volts (V_{ILC}) to 11 volts (V_{IHC}) with risetimes and falltimes under 50 ns. The Capacitive Drive is 20 pf (max.). Thus, a High Level Driver is required to interface the outputs of the Clock Generator (TTL) to the 8080.

The two (2) outputs of the Clock Generator are capacitivity coupled to a dual- High Level clock driver. The driver must be capable of complying with the 8080 clock input specifications, page 5-15. A driver of this type usually has little problem supplying the positive transition when biased from the 8080 V_{DD} supply (12V) but to achieve the low voltage specification (V_{ILC}) .8 volts Max. the driver is biased to the 8080 V_{BB} supply (-5V). This allows the driver to swing from GND to V_{DD} with the aid of a simple resistor divider.

A low resistance series network is added between the driver and the 8080 to eliminate any overshoot of the pulsed waveforms. Now a circuit is apparent that can easily comply with the 8080 specifications. In fact rise and falltimes of this design are typically less than 10 ns.



Figure 3-4. High Level Driver

Auxiliary Timing Signals and Functions

The Clock Generator can also be used to provide other signals that the designer can use to simplify large system timing or the interface to dynamic memories.

Functions such as power-on reset, synchronization of external requests (HOLD, READY, etc.) and single step, could easily be added to the Clock Generator to further enhance its capabilities.

For instance, the 20 MHZ signal from the oscillator can be buffered so that it could provide the basis for communication baud rate generation.

The Clock Generator diagram also shows how to generate an advanced timing signal (ϕ1A) that is handy to use in clocking "D" type flipflops to synchronize external requests. It can also be used to generate a strobe ($\overline{STSTB}$) that is the latching signal for the status information which is available on the Data Bus at the beginning of each machine cycle. A simple gating of the SYNC signal from the 8080 and the advanced (ϕ1A) will do the job. See Figure 3-3.

3. Bi-Directional Bus Driver and System Control Logic

The system Memory and I/O devices communicate with the CPU over the bi-directional Data Bus. The system Control Bus is used to gate data on and off the Data Bus within the proper timing sequences as dictated by the operation of the 8080 CPU. The data lines of the 8080 CPU, Memory and I/O devices are 3-state in nature, that is, their output drivers have the ability to be forced into a high-impedance mode and are, effectively, removed from the circuit. This 3-state bus technique allows the designer to construct a system around a single, eight (8) bit parallel, bi-directional Data Bus and simply gate the information on or off this bus by selecting or deselecting (3-stating) Memory and I/O devices with signals from the Control Bus.

Bi-Directional Data Bus Driver Design

The 8080 Data Bus (D7-D0) has two (2) major areas of concern for the designer:

1. Input Voltage level (V_{iH}) 3.3 volts minimum.
2. Output Drive Capability (I_{OL}) 1.7 mA maximum.



Figure 3-5. 8080 System Control

The input level specification implies that any semiconductor memory or I/O device connected to the 8080 Data Bus must be able to provide a minimum of 3.3 volts in its high state. Most semiconductor memories and standard TTL I/O devices have an output capability of between 2.0 and 2.8 volts, obviously a direct connection onto the 8080 Data Bus would require pullup resistors, whose value should not affect the bus speed or stress the drive capability of the memory or I/O components.

The 8080A output drive capability (I_{OL}) 1.9mA max. is sufficient for small systems where Memory size and I/O requirements are minimal and the entire system is contained on a single printed circuit board. Most systems however, take advantage of the high-performance computing power of the 8080 CPU and thus a more typical system would require some form of buffering on the 8080 Data Bus to support a larger array of Memory and I/O devices which are likely to be on separate boards.

A device specifically designed to do this buffering function is the INTEL® 8216, a (4) four bit bi-directional bus driver whose input voltage level is compatible with standard TTL devices and semiconductor memory components, and has output drive capability of 50 mA. At the 8080 side, the 8216 has a "high" output of 3.65 volts that not only meets the 8080 input spec but provides the designer with a worse case 350 mV noise margin.

A pair of 8216's are connected directly to the 8080 Data Bus (D7-D0) as shown in figure 3-5. Note that the DBIN signal from the 8080 is connected to the direction control input ($\overline{DIEN}$) so the correct flow of data on the bus is maintained. The chip select ($\overline{CS}$) of the 8216 is connected to BUS ENABLE ($\overline{BUSEN}$) to allow for DMA activities by deselecting the Data Bus Buffer and forcing the outputs of the 8216's into their high impedance (3-state) mode. This allows other devices to gain access to the data bus (DMA).

System Control Logic Design

The Control Bus maintains discipline of the bi-directional Data Bus, that is, it determines what type of device will have access to the bus (Memory or I/O) and generates signals to assure that these devices transfer Data with the 8080 CPU within the proper timing "windows" as dictated by the CPU operational characteristics.

As described previously, the 8080 issues Status information at the beginning of each Machine Cycle on its Data Bus to indicate what operation will take place during that cycle. A simple (8) bit latch, like an INTEL® 8212, connected directly to the 8080 Data Bus (D7-D0) as shown in figure 3-5 will store the Status information. The signal that loads the data into the Status Latch comes from the Clock Generator, it is Status Strobe ($\overline{STSTB}$) and occurs at the start of each Machine Cycle.

Note that the Status Latch is connected onto the 8080 Data Bus (D7-D0) before the Bus Buffer. This is to maintain the integrity of the Data Bus and simplify Control Bus timing in DMA dependent environments.

As shown in the diagram, a simple gating of the outputs of the Status Latch with the DBIN and $\overline{WR}$ signals from the 8080 generate the (4) four Control signals that make up the basic Control Bus.

These four signals: 1. Memory Read ($\overline{MEM\ R}$)

2. Memory Write ($\overline{MEM\ W}$)

3. I/O Read ($\overline{I/O\ R}$)

4. I/O Write ($\overline{I/O\ W}$)

connect directly to the MCS™-80 component "family" of ROMs, RAMs and I/O devices.

A fifth signal, Interrupt Acknowledge ($\overline{INTA}$) is added to the Control Bus by gating data off the Status Latch with the DBIN signal from the 8080 CPU. This signal is used to enable the Interrupt Instruction Port which holds the RST instruction onto the Data Bus.

Other signals that are part of the Control Bus such as $\overline{WO}$, Stack and M1 are present to aid in the testing of the System and also to simplify interfacing the CPU to dynamic memories or very large systems that require several levels of bus buffering.

Address Buffer Design

The Address Bus (A15-A0) of the 8080, like the Data Bus, is sufficient to support a small system that has a moderate size Memory and I/O structure, confined to a single card. To expand the size of the system that the Address Bus can support a simple buffer can be added, as shown in figure 3-6. The INTEL® 8212 or 8216 is an excellent device for this function. They provide low input loading (.25 mA), high output drive and insert a minimal delay in the System Timing.

Note that BUS ENABLE ($\overline{BUSEN}$) is connected to the buffers so that they are forced into their high-impedance (3-state) mode during DMA activities so that other devices can gain access to the Address Bus.

INTERFACING THE 8080 CPU TO MEMORY AND I/O DEVICES

The 8080 interfaces with standard semiconductor Memory components and I/O devices. In the previous text the proper control signals and buffering were developed which will produce a simple bus system similar to the basic system example shown at the beginning of this chapter

In Figure 3-6 a simple, but exact 8080 typical system is shown that can be used as a guide for any 8080 system, regardless of size or complexity. It is a "three bus" architecture, using the signals developed in the CPU module.

Note that Memory and I/O devices interface in the same manner and that their isolation is only a function of the definition of the Read-Write signals on the Control Bus. This allows the 8080 system to be configured so that Memory and I/O are treated as a single array (memory mapped I/O) for small systems that require high thruput and have less than 32K memory size. This approach will be brought out later in the chapter.

ROM INTERFACE

A ROM is a device that stores data in the form of Program or other information such as "look-up tables" and is only read from, thus the term Read Only Memory. This type of memory is generally non-volatile, meaning that when the power is removed the information is retained. This feature eliminates the need for extra equipment like tape readers and disks to load programs initially, an important aspect in small system design.

Interfacing standard ROMs, such as the devices shown in the diagram is simple and direct. The output Data lines are connected to the bi-directional Data Bus, the Address inputs tie to the Address bus with possible decoding of the most significant bits as "chip selects" and the $\overline{MEMR}$ signal from the Control Bus connected to a "chip select" or data buffer. Basically, the CPU issues an address during the first portion of an instruction or data fetch (T1 & T2). This value on the Address Bus selects a specific location within the ROM, then depending on the ROM's delay (access time) the data stored at the addressed location is present at the Data output lines. At this time (T3) the CPU Data Bus is in the "input Mode" and the control logic issues a Memory Read command ($\overline{MEMR}$) that gates the addressed data on to the Data Bus.

RAM INTERFACE

A RAM is a device that stores data. This data can be program, active "look-up tables," temporary values or external stacks. The difference between RAM and ROM is that data can be written into such devices and are in essence, Read/Write storage elements. RAMs do not hold their data when power is removed so in the case where Program or "look-up tables" data is stored a method to load



Figure 3-6. Microcomputer System

RAM memory must be provided, such as: Floppy Disk, Paper Tape, etc.

The CPU treats RAM in exactly the same manner as ROM for addressing data to be read. Writing data is very similar; the RAM is issued an address during the first portion of the Memory Write cycle (T1 & T2) in T3 when the data that is to be written is output by the CPU and is stable on the bus an $\overline{MEMW}$ command is generated. The $\overline{MEMW}$ signal is connected to the R/W input of the RAM and strobes the data into the addressed location.

In Figure 3-7 a typical Memory system is illustrated to show how standard semiconductor components interface to the 8080 bus. The memory array shown has 8K bytes (8 bits/byte) of ROM storage, using four Intel®8216As and 512 bytes of RAM storage, using Intel 8111 static RAMs. The basic interface to the bus structure detailed here is common to almost any size memory. The only addition that might have to be made for larger systems is more buffers (8216/8212) and decoders (8205) for generating "chip selects."

The memories chosen for this example have an access time of 850 nS (max) to illustrate that slower, economical devices can be easily interfaced to the 8080 with little effect on performance. When the 8080 is operated from a clock generator with a tCY of 500 nS the required memory access time is Approx. 450-550 nS. See detailed timing specification Pg. 5-16. Using memory devices of this speed such as Intel®8308, 8102A, 8107A, etc. the READY input to the 8080 CPU can remain "high" because no "wait" states are required. Note that the bus interface to memory shown in Figure 3-7 remains the same. However, if slower memories are to be used, such as the devices illustrated (8316A, 8111) that have access times slower than the minimum requirement a simple logic control of the READY input to the 8080 CPU will insert an extra "wait state" that is equal to one or more clock periods as an access time "adjustment" delay to compensate. The effect of the extra "wait" state is naturally a slower execution time for the instruction. A single "wait" changes the basic instruction cycle to 2.5 microSeconds.



Figure 3-7. Typical Memory Interface

I/O INTERFACE

General Theory

As in any computer based system, the 8080 CPU must be able to communicate with devices or structures that exist outside its normal memory array. Devices like keyboards, paper tape, floppy disks, printers, displays and other control structures are used to input information into the 8080 CPU and display or store the results of the computational activity.

Probably the most important and strongest feature of the 8080 Microcomputer System is the flexibility and power of its I/O structure and the components that support it. There are many ways to structure the I/O array so that it will "fit" the total system environment to maximize efficiency and minimize component count.

The basic operation of the I/O structure can best be viewed as an array of single byte memory locations that can be Read from or Written into. The 8080 CPU has special instructions devoted to managing such transfers (IN, OUT). These instructions generally isolate memory and I/O arrays so that memory address space is not effected by the I/O structure and the general concept is that of a simple transfer to or from the Accumulator with an addressed "PORT". Another method of I/O architecture is to treat the I/O structure as part of the Memory array. This is generally referred to as "Memory Mapped I/O" and provides the designer with a powerful new "instruction set" devoted to I/O manipulation.



Figure 3-8. Memory/I/O Mapping.

Isolated I/O

In Figure 3-9 the system control signals, previously detailed in this chapter, are shown. This type of I/O architecture separates the memory address space from the I/O address space and uses a conceptually simple transfer to or from Accumulator technique. Such an architecture is easy to understand because I/O communicates only with the Accumulator using the IN or OUT instructions. Also because of the isolation of memory and I/O, the full address space (65K) is uneffected by I/O addressing.



Figure 3-9. Isolated I/O.

Memory Mapped I/O

By assigning an area of memory address space as I/O a powerful architecture can be developed that can manipulate I/O using the same instructions that are used to manipulate memory locations. Thus, a "new" instruction set is created that is devoted to I/O handling.

As shown in Figure 3-10, new control signals are generated by gating the $\overline{MEMR}$ and $\overline{MEMW}$ signals with A_{15}, the most significant address bit. The new I/O control signals connect in exactly the same manner as Isolated I/O, thus the system bus characteristics are unchanged.

By assigning A_{15} as the I/O "flag", a simple method of I/O discipline is maintained:

If A_{15} is a "zero" then Memory is active.
If A_{15} is a "one" then I/O is active.

Other address bits can also be used for this function. A_{15} was chosen because it is the most significant address bit so it is easier to control with software and because it still allows memory addressing of 32K.

I/O devices are still considered addressed "ports" but instead of the Accumulator as the only transfer medium any of the internal registers can be used. All instructions that could be used to operate on memory locations can be used in I/O.

Examples:

MOVr, M	(Input Port to any Register)
MOV M, r	(Output any Register to Port)
MVI M	(Output immediate data to Port)
LDA	(Input to ACC)
STA	(Output from ACC to Port)
LHLD	(16 Bit Input)
SHLD	(16 Bit Output)
ADD M	(Add Port to ACC)
ANA M	("AND" Port with ACC)

It is easy to see that from the list of possible "new" instructions that this type of I/O architecture could have a drastic effect on increased system throughput. It is conceptually more difficult to understand than Isolated I/O and it does limit memory address space, but Memory Mapped I/O can mean a significant increase in overall speed and at the same time reducing required program memory area.



Figure 3-10. Memory Mapped I/O.

I/O Addressing

With both systems of I/O structure the addressing of each device can be configured to optimize efficiency and reduce component count. One method, the most common, is to decode the address bus into exclusive "chip selects" that enable the addressed I/O device, similar to generating chip-selects in memory arrays.

Another method is called "linear select". In this method, instead of decoding the Address Bus, a singular bit from the bus is assigned as the exclusive enable for a specific I/O device. This method, of course, limits the number of I/O devices that can be addressed but eliminates the need for extra decoders, an important consideration in small system design.

A simple example illustrates the power of such a flexible I/O structure. The first example illustrates the format of the second byte of the IN or OUT instruction using the Isolated I/O technique. The devices used are Intel®8255 Programmable Peripheral Interface units and are linear selected. Each device has three ports and from the format it can be seen that six devices can be addressed without additional decoders.

EXAMPLE #1



Figure 3-11. Isolated I/O — (Linear Select) (8255)

The second example uses Memory Mapped I/O and linear select to show how thirteen devices (8255) can be addressed without the use of extra decoders. The format shown could be the second and third bytes of the LDA or STA instructions or any other instructions used to manipulate I/O using the Memory Mapped technique.

It is easy to see that such a flexible I/O structure, that can be "tailored" to the overall system environment, provides the designer with a powerful tool to optimize efficiency and minimize component count.

EXAMPLE #2



Figure 3-12. Memory Mapped I/O — (Linear Select (8255)

I/O Interface Example

In Figure 3-16 a typical I/O system is shown that uses a variety of devices (8212, 8251 and 8255). It could be used to interface the peripherals around an intelligent CRT terminals; keyboards, display, and communication interface. Another application could be in a process controller to interface sensors, relays, and motor controls. The limitation of the application area for such a circuit is solely that of the designers imagination.

The I/O structure shown interfaces to the 8080 CPU using the bus architecture developed previously in this chapter. Either Isolated or Memory Mapped techniques can be used, depending on the system I/O environment.

The 8251 provides a serial data communication interface so that the system can transmit and receive data over communication links such as telephone lines.



Figure 3-13. 8251 Format.

The two (2) 8255s provide twenty four bits each of programmable I/O data and control so that keyboards, sensors, paper tape, etc., can be interfaced to the system.



Figure 3-14. 8255 Format.

The three 8212s can be used to drive long lines or LED indicators due to their high drive capability. (15mA)



Figure 3-15. 8212 Format.

Addressing the structure is described in the formats illustrated in Figures 3-13, 3-14, 3-15. Linear Select is used so that no decoders are required thus, each device has an exclusive "enable bit".

The example shows how a powerful yet flexible I/O structure can be created using a minimum component count with devices that are all members of the 8080 Microcomputer System.



Figure 3-16. Typical I/O Interface.

Schottky Bipolar 8212

EIGHT-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current — .25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA
- 3.65V Output High Voltage for Direct Interface to 8080 CPU or 8008 CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device

PIN CONFIGURATION



PIN NAMES

DI_1 DI_8	DATA IN
DO_1 DO_8	DATA OUT
$\overline{DS_1}$ DS_2	DEVICE SELECT
MD	MODE
STB	STROBE
$\overline{INT}$	INTERRUPT (ACTIVE LOW)
$\overline{CLR}$	CLEAR (ACTIVE LOW)

LOGIC DIAGRAM



Functional Description

Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input ($\overline{CLR}$). (Note: Clock (C) Overides Reset ($\overline{CLR}$).)

Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

This high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

Control Logic

The 8212 has control inputs $\overline{DS1}$, DS2, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

$\overline{DS1}$, DS2 (Device Select)

These 2 inputs are used for device selection. When $\overline{DS1}$ is low and DS2 is high ($\overline{DS1} \cdot DS2$) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ($\overline{DS1} \cdot DS2$).

When MD is low (input mode) the output buffer state is determined by the device selection logic ($\overline{DS1} \cdot DS2$) and the source of clock (C) to the data latch is the STB (Strobe) input.

STB (Strobe)

This input is used as the clock (C) to the data latch for the input mode MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the $\overline{CLR}$ input (active low). When the (SR) flip-flop is set it is in the non interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ($\overline{DS1} \cdot DS2$). The output of the "NOR" gate ($\overline{INT}$) is active low (interrupting state) for connection to active low input priority generating circuits.



STB	MD	$(\overline{DS_1}, DS_2)$	DATA OUT EQUALS
0	0	X	3 STATE
1	0	0	3 STATE
0	1	0	DATA LATCH
1	1	0	DATA LATCH
0	0	1	DATA LATCH
1	0	1	DATA IN
0	1	1	DATA IN
1	1	1	DATA IN

$\overline{CLR}$ – RESETS DATA LATCH
SETS SR FLIP FLOP
(NO EFFECT ON OUTPUT BUFFER)

$\overline{CLR}$	$(\overline{DS_1}, DS_2)$	STB	SR	INT
0	0	0	1	1
0	1	0	1	0
1	1	↓	0	0
1	1	0	X	0
1	0	0	1	1
1	1	↓	1	1

*INTERNAL SR FLIP FLOP

Applications Of The 8212 -- For Microcomputer Systems

I Basic Schematic Symbol
II Gated Buffer
III Bi-Directional Bus Driver
IV Interrupting Input Port
V Interrupt Instruction Port
VI Output Port
VII 8080 Status Latch
VIII 8008 System
IX 8080 System:
8 Input Ports
8 Output Ports
8 Level Priority Interrupt

I. Basic Schematic Symbols

Two examples of ways to draw the 8212 on system schematics—(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.

BASIC SCHEMATIC SYMBOLS



II. Gated Buffer (3 - STATE)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic $\overline{DS1}$ and DS2.

When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.

GATED BUFFER
3-STATE



III. Bi-Directional Bus Driver

A pair of 8212's wired (back-to-back) can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to $\overline{DS1}$ on the first 8212 and to DS2 on the second. One device is active, and acting as a straight through buffer the other is in 3-state mode. This is a very useful circuit in small system design.

BI DIRECTIONAL BUS DRIVER



IV. Interrupting Input Port

This use of an 8212 is that of a system input port that accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true — enabling the system input data onto the data bus.

INTERRUPTING INPUT PORT



V. Interrupt Instruction Port

The 8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. ($\overline{DS1}$ could be used to multiplex a variety of interrupt instruction ports onto a common bus).

INTERRUPT INSTRUCTION PORT



VI. Output Port (With Hand-Shaking)

The 8212 can be used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of data. The selection of the port comes from the device selection logic. ($\overline{DS1} \cdot DS2$)

OUTPUT PORT (WITH HAND-SHAKING)



VII. 8080 Status Latch

Here the 8212 is used as the status latch for an 8080 microcomputer system. The input to the 8212 latch is directly from the 8080 data bus. Timing shows that when the SYNC signal is true, which is connected to the DS2 input and the phase 1 signal is true, which is a TTL level coming from the clock generator; then, the status data will be latched into the 8212.

Note: The mode signal is tied high so that the output on the latch is active and enabled all the time.

It is shown that the two areas of concern are the bidirectional data bus of the microprocessor and the control bus.

8080 STATUS LATCH



VIII. 8008 System

This shows the 8212 used in an 8008 microcomputer system. They are used to multiplex the data from three different sources onto the 8008 input data bus. The three sources of data are: memory data, input data, and the interrupt instruction The 8212 is also used as the uni-directional bus driver to provide a proper drive to the address latches (both low order and high order are also 8212's) and to provide adequate drive to the output data bus. The control of these six 8212's in the 8008 system is provided by the control logic and clock generator circuits. These circuits consist of flip-flops, decoders, and gates to generate the control functions necessary for 8008 microcomputer systems. Also note that the input data port has a strobe input. This allows the processor to be interrupted from the input port directly. The control of the input bus consists of the data bus input signal, control logic, and the appropriate status signal for bus discipline whether memory read, input, or interrupt acknowledge. The combination of these four signals determines which one of these three devices will have access to the input data bus. The bus driver, which is implemented in an 8212, is also controlled by the control logic and clock generator so it can be 3-stated when necessary and also as a control transmission device to the address latches. Note: The address latches can be 3-stated for DMA purposes and they provide 15 milli amps drive, sufficient for large bus systems.

8008 SYSTEM



IX. 8080 System

This drawing shows the 8212 used in the I/O section of an 8080 microcomputer system. The system consists of 8 input ports, 8 output ports, 8 level priority systems, and a bidirectional bus driver. (The data bus within the system is darkened for emphasis). Basically, the operation would be as follows: The 8 ports, for example, could be connected to 8 keyboards, each keyboard having its own priority level. The keyboard could provide a strobe input of its own which would clear the service request flip-flop. The $\overline{INT}$ signals are connected to an 8 level priority encoding circuit. This circuit provides a positive true level to the central processor (INT) along with a three-bit code to the interrupt instruction port for the generation of RESTART instructions. Once the processor has been interrupted and it acknowledges the reception of the interrupt, the Interrupt Acknowledge signal is generated. This signal transfers data in the form of a RESTART instruction onto the buffered data bus. When the DBIN signal is true this RESTART instruction is gated into the microcomputer, in this case, the 8080 CPU. The 8080 then performs a software controlled interrupt service routine, saving the status of its current operation in the push-down stack and performing an INPUT instruction. The INPUT instruction thus sets the INP status bit, which is common to all input ports.

Also present is the address of the device on the 8080 address bus which in this system is connected to an 8205, one out of eight decoder with active low outputs. These active low outputs will enable one of the input ports, the one that interrupted the processor, to put its data onto the buffered data bus to be transmitted to the CPU when the data bus input signal is true. The processor can also output data from the 8080 data bus to the buffered data bus when the data bus input signal is false. Using the same address selection technique from the 8205 decoder and the output status bit, we can select with this system one of eight output ports to transmit the data to the system's output device structure.

Note: This basic I/O configuration for the 8080 can be expanded to 256 input devices and 256 output devices all using 8212 and, of course, the appropriate decoding.

Note that the 8080 is a 3.3-volt minimum high input requirement and that the 8212 has a 3.65-volt minimum high output providing the designer with a 350 milli volt noise margin worst case for 8080 systems when using the 8212.



Note 1. This basic I/O configuration for the 8080 can be expanded to 256 input devices and 256 output devices all using 8212 and the appropriate decoding

Absolute Maximum Ratings*

Temperature Under Bias Plastic . . −65°C to +75°C
Storage Temperature . . . . . −65°C to +160°C
All Output or Supply Voltages . . . . −0.5 to +7 Volts
All Input Voltages . . . . . −1.0 to 5.5 Volts
Output Currents . . . . . 125 mA

*COMMENT Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied

D.C. Characteristics

T_A = 0°C to +75°C V_{CC} = +5V ±5%

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
I_F	Input Load Current ACK, DS_2, CR, DI_1-DI_8 Inputs			−.25	mA	V_F = .45V
I_F	Input Load Current MD Input			−.75	mA	V_F = .45V
I_F	Input Load Current DS_1 Input			−1.0	mA	V_F = .45V
I_R	Input Leakage Current ACK, DS, CR, DI_1-DI_8 Inputs			10	μA	V_R = 5.25V
I_R	Input Leakage Current MO Input			30	μA	V_R = 5.25V
I_R	Input Leakage Current DS_1 Input			40	μA	V_R = 5.25V
V_C	Input Forward Voltage Clamp			−1	V	I_C = −5 mA
V_{IL}	Input "Low" Voltage			.85	V	
V_{IH}	Input "High" Voltage	2.0			V	
V_{OL}	Output "Low" Voltage			.45	V	I_{OL} = 15 mA
V_{OH}	Output "High" Voltage	3.65	4.0		V	I_{OH} = −1 mA
I_{SC}	Short Circuit Output Current	-15		-75	mA	V_O = 0 V
$\|I_O\|$	Output Leakage Current High Impedance State			20	μA	V_O = .45V/5.25V
I_{CC}	Power Supply Current		90	130	mA	

Typical Characteristics

INPUT CURRENT VS. INPUT VOLTAGE



OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE



OUTPUT CURRENT VS. OUTPUT "HIGH" VOLTAGE



DATA TO OUTPUT DELAY VS. LOAD CAPACITANCE



DATA TO OUTPUT DELAY VS. TEMPERATURE



WRITE ENABLE TO OUTPUT DELAY VS. TEMPERATURE



Timing Diagram



A.C. Characteristics

T_A = 0°C to +75°C V_{CC} = +5V ± 5%

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
t_{pw}	Pulse Width	30			ns	
t_{pd}	Data To Output Delay			30	ns	
t_{we}	Write Enable To Output Delay			40	ns	
t_{set}	Data Setup Time	15			ns	
t_h	Data Hold Time	20			ns	
t_r	Reset To Output Delay			40	ns	
t_s	Set To Output Delay			30	ns	
t_e	Output Enable/Disable Time			45	ns	
t_c	Clear To Output Delay			55	ns	

CAPACITANCE* F = 1 MHz V_{BIAS} = 2.5V V_{CC} = +5V T_A = 25°C

Symbol	Test	LIMITS	
		Typ.	Max.
C_{IN}	DS, MD Input Capacitance	9 pF	12 pF
C_{IN}	DS_2, CK, ACK, DI_1-DI_8 Input Capacitance	5 pF	9 pF
C_{OUT}	DO_1-DO_8 Output Capacitance	8 pF	12 pF

*This parameter is sampled and not 100% tested.

Switching Characteristics

CONDITIONS OF TEST

Input Pulse Amplitude = 2.5 V
Input Rise and Fall Times 5 ns
Between 1V and 2V Measurements made at 1.5V
with 15 mA & 30 pF Test Load

TEST LOAD

15mA & 30pF



* INCLUDING JIG & PROBE CAPACITANCE

Silicon Gate MOS 8255

PROGRAMMABLE PERIPHERAL INTERFACE

- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with MCS™-8 and MCS™-80 Microprocessor Families
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40 Pin Dual In-Line Package
- Reduces System Package Count

The 8255 is a general purpose programmable I/O device designed for use with both the 8008 and 8080 microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bidirectional Bus mode which uses 8 lines for a bidirectional bus, and five lines, borrowing one from the other group, for handshaking.

Other features of the 8255 include bit set and reset capability and the ability to source 1mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.

PIN CONFIGURATION



PIN NAMES

D_7–D_0	DATA BUS (BI DIRECTIONAL)
RESET	RESET INPUT
$\overline{CS}$	CHIP SELECT
$\overline{RD}$	READ INPUT
$\overline{WR}$	WRITE INPUT
A0, A1	PORT ADDRESS
PA7 PA0	PORT A (BIT)
PB7 PB0	PORT B (BIT)
PC7 PC0	PORT C (BIT)
V_{CC}	+5 VOLTS
GND	0 VOLTS

8255 BLOCK DIAGRAM



8255 BASIC FUNCTIONAL DESCRIPTION

General

The 8255 is a Programmable Peripheral Interface (PPI) device designed for use in 8080 Microcomputer Systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the 8080 system bus. The functional configuration of the 8255 is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer

This 3-state, bi directional, eight bit buffer is used to interface the 8255 to the 8080 system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions by the 8080 CPU. Control Words and Status information are also transferred through the Data Bus buffer.

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the 8080 CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

($\overline{CS}$)

Chip Select: A "low" on this input pin enables the communication between the 8255 and the 8080 CPU.

($\overline{RD}$)

Read: A "low" on this input pin enables the 8255 to send the Data or Status information to the 8080 CPU on the Data Bus. In essence, it allows the 8080 CPU to "read from" the 8255.

($\overline{WR}$)

Write: A "low" on this input pin enables the 8080 CPU to write Data or Control words into the 8255

(A_0 and A_1)

Port Select 0 and Port Select 1: These input signals, in conjunction with the $\overline{RD}$ and $\overline{WR}$ inputs, control the selection of one of the three ports or the Control Word Register. They are normally connected to the least significant bits of the Address Bus (A_0 and A_1)

8255 BASIC OPERATION

A_1	A_0	$\overline{RD}$	$\overline{WR}$	$\overline{CS}$	INPUT OPERATION (READ)
0	0	0	1	0	PORT A → DATA BUS
0	1	0	1	0	PORT B → DATA BUS
1	0	0	1	0	PORT C → DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1	0	0	DATA BUS → PORT A
0	1	1	0	0	DATA BUS → PORT B
1	0	1	0	0	DATA BUS → PORT C
1	1	1	0	0	DATA BUS → CONTROL
					DISABLE FUNCTION
X	X	X	X	1	DATA BUS → 3-STATE
1	1	0	1	0	ILLEGAL CONDITION



8255 Block Diagram

(RESET)

Reset: A "high" on this input clears all internal registers including the Control Register and all ports (A, B, C) are set to the input mode.

Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the 8080 CPU "outputs" a control word to the 8255. The control word contains information such as "mode", "bit set", "bit reset" etc. that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A – Port A and Port C upper (C7-C4)
Control Group B – Port B and Port C lower (C3-C0)

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

Ports A, B, and C

The 8255 contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255.

Port A: One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B.

8255 BLOCK DIAGRAM



PIN CONFIGURATION



PIN NAMES

D_7-D_0	DATA BUS (BI DIRECTIONAL)
RESET	RESET INPUT
$\overline{CS}$	CHIP SELECT
$\overline{RD}$	READ INPUT
$\overline{WR}$	WRITE INPUT
A0 A1	PORT ADDRESS
PA7 PA0	PORT A (BIT)
PB7 PB0	PORT B (BIT)
PC7 PC0	PORT C (BIT)
V_{CC}	+5 VOLTS
GND	0 VOLTS

8255 DETAILED OPERATIONAL DESCRIPTION

Mode Selection

There are three basic modes of operation that can be selected by the system software:

Mode 0 — Basic Input/Output
Mode 1 — Strobed Input/Output
Mode 2 — Bi-Directional Bus

When the RESET input goes "high" all ports will be set to the Input mode (i.e., all 24 lines will be in the high impedance state). After the RESET is removed the 8255 can remain in the Input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single OUTput instruction. This allows a single 8255 to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.



Basic Mode Definitions and Bus Interface



Mode Definition Format

The Mode definitions and possible Mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255 has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.



Bit Set/Reset Format

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

Interrupt Control Functions

When the 8255 is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the Bit set/reset function of Port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without effecting any other device in the interrupt structure.

INTE flip-flop definition:

(BIT-SET) — INTE is SET — Interrupt enable
(BIT-RESET) — INTE is RESET — Interrupt disable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

Operating Modes

Mode 0 (Basic Input/Output)

This functional configuration provides simple Input and Output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.



Mode 0 Timing

MODE 0 PORT DEFINITION CHART

A		B		GROUP A			GROUP B	
D_4	D_3	D_1	D_0	PORT A	PORT C (UPPER)	#	PORT B	PORT C (LOWER)
0	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT
0	1	1	1	OUTPUT	INPUT	7	INPUT	INPUT
1	0	0	0	INPUT	OUTPUT	8	OUTPUT	OUTPUT
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT
1	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT

MODE 0 CONFIGURATIONS

CONTROL WORD #0



CONTROL WORD #2



CONTROL WORD #1



CONTROL WORD #3



CONTROL WORD #4

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	1	0	0	0



CONTROL WORD #8

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	0	0	0	0



CONTROL WORD #5

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	1	0	0	1



CONTROL WORD #9

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	0	0	0	1



CONTROL WORD #6

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	1	0	1	0



CONTROL WORD #10

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	0	0	1	0



CONTROL WORD #7

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	0	1	0	1	1



CONTROL WORD #11

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	0	0	1	1



CONTROL WORD #12

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	1	0	0	0



CONTROL WORD #14

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	1	0	1	0



CONTROL WORD #13

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	1	0	0	1



CONTROL WORD #15

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
1	0	0	1	1	0	1	1



Operating Modes

Mode 1 (Strobed Input/Output)

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

Input Control Signal Definition

$\overline{STB}$ (Strobe Input)

A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by the falling edge of the STB input and is reset by the rising edge of the RD input.

INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the rising edge of $\overline{STB}$ if IBF is a "one" and INTE is a "one". It is reset by the falling edge of $\overline{RD}$. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A

Controlled by bit set/reset of PC_4.

INTE B

Controlled by bit set/reset of PC_2.



Mode 1 Input



Basic Timing Input

Output Control Signal Definition

$\overline{OBF}$ (Output Buffer Full F/F)

The $\overline{OBF}$ output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by the falling edge of the $\overline{ACK}$ input signal.

$\overline{ACK}$ (Acknowledge Input)

A "low" on this input informs the 8255 that the data from Port A or Port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by the rising edge of $\overline{ACK}$ if $\overline{OBF}$ is a "one" and INTE is a "one". It is reset by the falling edge of $\overline{WR}$.

INTE A

Controlled by bit set/reset of PC_6.

INTE B

Controlled by bit set/reset of PC_2.



Mode 1 Output



Basic Timing Output

Combinations of Mode 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.



PORT A – (STROBED INPUT)
PORT B – (STROBED OUTPUT)



PORT A – (STROBED OUTPUT)
PORT B – (STROBED INPUT)

Operating Modes

Mode 2 (Strobed Bi-Directional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bi-directional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

Bi-Directional Bus I/O Control Signal Definition

INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

$\overline{OBF}$ (Output Buffer Full)

The $\overline{OBF}$ output will go "low" to indicate that the CPU has written data out to Port A.

$\overline{ACK}$ (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.

INTE 1 (The INTE Flip-Flop associated with $\overline{OBF}$)

Controlled by bit set/reset of PC_6.

Input Operations

$\overline{STB}$ (Strobe Input)

A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop associated with IBF)

Controlled by bit set/reset of PC_4.

Combinations of Mode 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.



PORT A – (STROBED INPUT)
PORT B – (STROBED OUTPUT)



PORT A – (STROBED OUTPUT)
PORT B – (STROBED INPUT)

Operating Modes

Mode 2 (Strobed Bi-Directional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bi-directional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

Bi-Directional Bus I/O Control Signal Definition

INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

$\overline{OBF}$ (Output Buffer Full)

The $\overline{OBF}$ output will go "low" to indicate that the CPU has written data out to Port A.

$\overline{ACK}$ (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.

INTE 1 (The INTE Flip-Flop associated with $\overline{OBF}$)

Controlled by bit set/reset of PC_6.

Input Operations

$\overline{STB}$ (Strobe Input)

A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop associated with IBF)

Controlled by bit set/reset of PC_4.



Mode 2 Control Word



Mode 2



Mode 2 (Bi-directional) Timing

MODE 2 AND MODE 0 (INPUT)



MODE 2 AND MODE 0 (OUTPUT)



MODE 2 AND MODE 1 (OUTPUT)



MODE 2 AND MODE 1 (INPUT)



Mode 2 Combinations

MODE DEFINITION SUMMARY TABLE

	MODE 0		MODE 1		MODE 2	
	IN	OUT	IN	OUT	GROUP A ONLY	
PA_0	IN	OUT	IN	OUT	⟷	
PA_1	IN	OUT	IN	OUT	⟷	
PA_2	IN	OUT	IN	OUT	⟷	
PA_3	IN	OUT	IN	OUT	⟷	
PA_4	IN	OUT	IN	OUT	⟷	
PA_5	IN	OUT	IN	OUT	⟷	
PA_6	IN	OUT	IN	OUT	⟷	
PA_7	IN	OUT	IN	OUT	⟷	
PB_0	IN	OUT	IN	OUT	—	MODE 0 OR MODE 1 ONLY
PB_1	IN	OUT	IN	OUT	—	
PB_2	IN	OUT	IN	OUT	—	
PB_3	IN	OUT	IN	OUT	—	
PB_4	IN	OUT	IN	OUT	—	
PB_5	IN	OUT	IN	OUT	—	
PB_6	IN	OUT	IN	OUT	—	
PB_7	IN	OUT	IN	OUT	—	
PC_0	IN	OUT	$INTR_B$	$INTR_B$	I/O	
PC_1	IN	OUT	IBF_B	$\overline{OBF}_B$	I/O	
PC_2	IN	OUT	$\overline{STB}_B$	$\overline{ACK}_B$	I/O	
PC_3	IN	OUT	$INTR_A$	$INTR_A$	$INTR_A$	
PC_4	IN	OUT	$\overline{STB}_A$	I/O	$\overline{STB}_A$	
PC_5	IN	OUT	IBF_A	I/O	IBF_A	
PC_6	IN	OUT	I/O	$\overline{ACK}_A$	$\overline{ACK}_A$	
PC_7	IN	OUT	I/O	$\overline{OBF}_A$	$\overline{OBF}_A$	

Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs —
All input lines can be accessed during a normal Port C read.

If Programmed as Outputs —
Bits in C upper (PC_7-PC_4) must be individually accessed using the bit set/reset function.

Bits in C lower (PC_3-PC_0) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

Source Current Capability on Port B and Port C

Any set of eight output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.



Mode 1 Status Word Format



Mode 2 Status Word Format

APPLICATIONS OF THE 8255

The 8255 is a very powerful tool for interfacing peripheral equipment to the 8080 microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a Microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255 is programmed by the I/O service routine and becomes an extension of the systems software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the Detailed Operational Description, a control word can easily be developed to initialize the 8255 to exactly "fit" the application. Here are a few examples of typical applications of the 8255.



Printer Interface



Keyboard and Display Interface



Keyboard and Terminal Address Interface



Digital to Analog, Analog to Digital



Basic Floppy Disc Interface



Basic CRT Controller Interface



Machine Tool Controller Interface



Distributed Intelligence Multi-Processor Interface

D.C. CHARACTERISTICS $T_A = 0°C$ to $70°C$; $V_{CC} = +5V \pm 5\%$; $V_{SS} = 0V$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage			.8	V	
V_{IH}	Input High Voltage	2.0			V	
V_{OL}	Output Low Voltage			.4	V	$I_{OL} = 1.6mA$
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -50\mu A$ ($-100\mu A$ for D.B. Port)
I_{OH}[1]	Darlington Drive Current		2.0		mA	$V_{OH} = 1.5V$, $R_{EXT} = 390\Omega$
I_{CC}	Power Supply Current		40		mA	

NOTE.
1. Available on 8 pins only.

A.C. CHARACTERISTICS $T_A = 0°C$ to $70°C$; $V_{CC} = +5V \pm 5\%$; $V_{SS} = 0V$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition
t_{WP}	Pulse Width of $\overline{WR}$			430	ns	
t_{DW}	Time D.B. Stable Before $\overline{WR}$	10			ns	
t_{WD}	Time D.B. Stable After $\overline{WR}$	85			ns	
t_{AW}	Time Address Stable Before $\overline{WR}$	20			ns	
t_{WA}	Time Address Stable After $\overline{WR}$	35			ns	
t_{CW}	Time CS Stable Before $\overline{WR}$	20			ns	
t_{WC}	Time CS Stable After $\overline{WR}$	35			ns	
t_{WB}	Delay From $\overline{WR}$ To Output			500	ns	
t_{RP}	Pulse Width of $\overline{RD}$	430			ns	
t_{IR}	$\overline{RD}$ Set-Up Time	50			ns	
t_{HR}	Input Hold Time	50			ns	
t_{RD}	Delay From $\overline{RD} = 0$ To System Bus	350			ns	
t_{OD}	Delay From $\overline{RD} = 1$ To System Bus	150			ns	
t_{AR}	Time Address Stable Before $\overline{RD}$	50			ns	
t_{CR}	Time $\overline{CS}$ Stable Before $\overline{RD}$	50			ns	
t_{AK}	Width Of $\overline{ACK}$ Pulse	500			ns	
t_{ST}	Width Of $\overline{STB}$ Pulse	350			ns	
t_{PS}	Set-Up Time For Peripheral	150			ns	
t_{PH}	Hold Time For Peripheral	150			ns	
t_{RA}	Hold Time for A_1, A_0 After $\overline{RD} = 1$	379			ns	
t_{RC}	Hold Time For CS After $\overline{RD} = 1$	5			ns	
t_{AD}	Time From $\overline{ACK} = 0$ To Output (Mode 2)			500	ns	
t_{KD}	Time From $\overline{ACK} = 1$ To Output Floating			300	ns	
t_{WO}	Time From $\overline{WR} = 1$ To $\overline{OBF} = 0$			300	ns	
t_{AO}	Time From $\overline{ACK} = 0$ To $\overline{OBF} = 1$			500	ns	
t_{SI}	Time From $\overline{STB} = 0$ To IBF			300	ns	
t_{RI}	Time From $\overline{RD} = 1$ To IBF = 0			300	ns	



Mode 0 (Basic Input)



Mode 0 (Basic Output)



Mode 1 (Strobed Input)



Mode 1 (Strobed Output)



Mode 2 (Bi-directional)

PROGRAMMABLE COMMUNICATION INTERFACE

- **Synchronous and Asynchronous Operation**
  - **Synchronous:**
    - 5-8 Bit Characters
    - Internal or External Character Synchronization
    - Automatic Sync Insertion
  - **Asynchronous:**
    - 5-8 Bit Characters
    - Clock Rate — 1, 16 or 64 Times Baud Rate
    - Break Character Generation
    - 1, 1½, or 2 Stop Bits
    - False Start Bit Detection
- **Baud Rate — DC to 56k Baud (Sync Mode)**
  DC to 9.6k Baud (Async Mode)
- **Full Duplex, Double Buffered, Transmitter and Receiver**
- **Error Detection — Parity, Overrun, and Framing**
- **Fully Compatible with 8080 CPU**
- **28-Pin DIP Package**
- **All Inputs and Outputs Are TTL Compatible**
- **Single 5 Volt Supply**
- **Single TTL Clock**

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT. The chip is constructed using N-channel silicon gate technology.

PIN CONFIGURATION



Pin Name	Pin Function
D_7 D_0	Data Bus (8 bits)
C/D	Control or Data is to be Written or Read
RD	Read Data Command
WR	Write Data or Control Command
CS	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Reset
TxC	Transmitter Clock
TxD	Transmitter Data
RxC	Receiver Clock
RxD	Receiver Data
RxRDY	Receiver Ready (has character for 8080)
TxRDY	Transmitter Ready (ready for char from 8080)

Pin Name	Pin Function
DSR	Data Set Ready
DTR	Data Terminal Ready
SYNDET	Sync Detect
RTS	Request to Send Data
CTS	Clear to Send Data
TxE	Transmitter Empty
Vcc	+5 Volt Supply
GND	Ground

BLOCK DIAGRAM



8251 BASIC FUNCTIONAL DESCRIPTION

General

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 8080 Microcomputer System. Like other I/O devices in the 8080 Microcomputer System its functional configuration is programmed by the systems software for maximum flexibility. The 8251 can support virtually any serial data technique currently in use (including IBM "bi-sync").

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8251 to the 8080 system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the 8080 CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer.

Read/Write Control Logic

This functional block accepts inputs from the 8080 Control bus and generates control signals for overall device operation it contains the Control Word Register and Command Word Register that store the various control formats for device functional definition.

RESET (Reset)

A "high" on this input forces the 8251 into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251 to program its functional definition.

CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode (4.5 times for asynchronous mode).

$\overline{WR}$ (Write)

A "low" on this input informs the 8251 that the CPU is outputting data or control words, in essence, the CPU is writing out to the 8251.

$\overline{RD}$ (Read)

A "low" on this input informs the 8251 that the CPU is inputting data or status information, in essence, the CPU is reading from the 8251.

C/$\overline{D}$ (Control/Data)

This input, in conjunction with the $\overline{WR}$ and $\overline{RD}$ inputs informs the 8251 that the word on the Data Bus is either a data character, control word or status information.
1 = CONTROL 0 = DATA

$\overline{CS}$ (Chip Select)

A "low" on this input enables the 8251. No reading or writing will occur unless the device is selected.



C/$\overline{D}$	$\overline{RD}$	$\overline{WR}$	$\overline{CS}$	
0	0	1	0	8251 → DATA BUS
0	1	0	0	DATA BUS → 8251
1	0	1	0	STATUS → DATA BUS
1	1	0	0	DATA BUS → CONTROL
X	X	X	1	DATA BUS → 3-STATE

Modem Control

The 8251 has a set of control inputs and outputs that can be used to simplify the interface to almost any Modem. The modem control signals are general purpose in nature and can be used for functions other than Modem control, if necessary.

$\overline{DSR}$ (Data Set Ready)

The $\overline{DSR}$ input signal is general purpose in nature. Its condition can be tested by the CPU using a Status Read operation. The $\overline{DSR}$ input is normally used to test Modem conditions such as Data Set Ready.

$\overline{DTR}$ (Data Terminal Ready)

The $\overline{DTR}$ output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The $\overline{DTR}$ output signal is normally used for Modem control such as Data Terminal Ready or Rate Select.

$\overline{RTS}$ (Request to Send)

The $\overline{RTS}$ output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The $\overline{RTS}$ output signal is normally used for Modem control such as Request to Send.

$\overline{CTS}$ (Clear to Send)

A "low" on this input enables the 8251 to transmit data (serial) if the Tx EN bit in the Command byte is set to a "one."

Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin.

Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. It can be used as an interrupt to the system or for the Polled operation the CPU can check TxRDY using a status read operation. TxRDY is automatically reset when a character is loaded from the CPU.

TxE (Transmitter Empty)

When the 8251 has no characters to transmit, the TxE output will go "high". It resets automatically upon receiving a character from the CPU. TxE can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplexed operational mode.

In SYNChronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be transmitted automatically as "fillers".



$\overline{TxC}$ (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the frequency of $\overline{TxC}$ is equal to the actual Baud Rate (1X). In Asynchronous transmission mode, the frequency of $\overline{TxC}$ is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be 1x, 16x or 64x the Baud Rate.

For Example:

If Baud Rate equals 110 Baud,
$\overline{TxC}$ equals 110 Hz (1x)
$\overline{TxC}$ equals 1.76 kHz (16x)
$\overline{TxC}$ equals 7.04 kHz (64x).
If Baud Rate equals 9600 Baud,
$\overline{TxC}$ equals 614.4 kHz (64x).

The falling edge of $\overline{TxC}$ shifts the serial data out of the 8251.

Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to the RxD pin.

Receiver Control

This functional block manages all receiver-related activities.

RxRDY (Receiver Ready)

This output indicates that the 8251 contains a character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU or for Polled operation the CPU can check the condition of RxRDY using a status read operation. RxRDY is automatically reset when the character is read by the CPU.

$\overline{RxC}$ (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the frequency of $\overline{RxC}$ is equal to the actual Baud Rate (1x). In Asynchronous Mode, the frequency of $\overline{RxC}$ is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier, it can be 1x, 16x or 64x the Baud Rate

For Example:
If Baud Rate equals 300 Baud,
$\overline{RxC}$ equals 300 Hz (1x)
$\overline{RxC}$ equals 4800 Hz (16x)
$\overline{RxC}$ equals 19.2 kHz (64x).
If Baud Rate equals 2400 Baud,
$\overline{RxC}$ equals 2400 Hz (1x)
$\overline{RxC}$ equals 38.4 kHz (16x)
$\overline{RxC}$ equals 153.6 kHz (64x).

Data is sampled into the 8251 on the rising edge of $\overline{RxC}$.

NOTE In most communications systems, the 8251 will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both $\overline{TxC}$ and $\overline{RxC}$ will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

SYNDET (SYNC Detect)

This pin is used in SYNChronous Mode only. It is used as either input or output, programmable through the Control Word. It is reset to "low" upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251 has located the SYNC character in the Receive mode. If the 8251 is programmed to use double Sync characters (bi-sync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.

When used as an input, (external SYNC detect mode), a positive going signal will cause the 8251 to start assembling data characters on the falling edge of the next $\overline{RxC}$. Once in SYNC, the "high" input signal can be removed. The duration of the high signal should be at least equal to the period of $\overline{RxC}$.





8251 Interface to 8080 Standard System Bus

DETAILED OPERATION DESCRIPTION

General

The complete functional definition of the 8251 is programmed by the systems software. A set of control words must be sent out by the CPU to initialize the 8251 to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD PARITY etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251 is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251 is ready to receive a character. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251. On the other hand, the 8251 receives serial data from the MODEM or I/O device, upon receiving an entire character the RxRDY output is raised "high" to signal the CPU that the 8251 has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU read operation.

The 8251 cannot begin transmission until the TxEN (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.

Programming the 8251

Prior to starting data transmission or reception, the 8251 must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251 and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:

1. Mode Instruction
2. Command Instruction

Mode Instruction

This format defines the general operational characteristics of the 8251. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251 by the CPU, SYNC characters or Command instructions may be inserted.

Command Instruction

This format defines a status word that is used to control the actual operation of the 8251.

Both the Mode and Command instructions must conform to a specified sequence for proper device operation. The Mode Instruction must be inserted immediately following a Reset operation, prior to using the 8251 for data communication.

All control words written into the 8251 after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251 at any time in the data block during the operation of the 8251. To return to the Mode Instruction format a bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251 back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.



*The second SYNC character is skipped if MODE instruction has programmed the 8251 to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the 8251 to ASYNC mode.

Typical Data Block

Mode Instruction Definition

The 8251 can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251 the designer can best view the device as two separate components sharing the same package. One Asynchronous the other Synchronous. The format definition can be changed "on the fly" but for explanation purposes the two formats will be isolated.

Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251 automatically adds a Start bit (low level) and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of $\overline{TxC}$ at a rate equal to 1, 1/16, or 1/64 that of the $\overline{TxC}$, as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.

When no data characters have loaded into the 8251 the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.

Asynchronous Mode (Receive)

The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center. If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of $\overline{RxC}$. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. This character is then loaded into the parallel I/O buffer of the 8251. The RxRDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN flag is raised (thus the previous character is lost). All of the error flags can be reset by a command instruction. The occurrence of any of these errors will not stop the operation of the 8251.



Mode Instruction Format, Asynchronous Mode



Asynchronous Mode

Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251 which usually is a SYNC character. When the $\overline{CTS}$ line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of $\overline{TxC}$. Data is shifted out at the same rate as the $\overline{TxC}$.

Once transmission has started, the data stream at TxD output must continue at the $\overline{TxC}$ rate. If the CPU does not provide the 8251 with a character before the 8251 becomes empty, the SYNC characters (or character if in single SYNC word mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251 is empty and SYNC characters are being sent out. The TxEMPTY pin is internally reset by the next character being written into the 8251.

Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the internal SYNC mode has been programmed, the receiver starts in a HUNT mode. Data on the RxD pin is then sampled in on the rising edge of $\overline{RxC}$. The content of the Rx buffer is continuously compared with the first SYNC character until a match occurs. If the 8251 has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin. The high level can be removed after one $\overline{RxC}$ cycle.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost.



Mode Instruction Format, Synchronous Mode



Synchronous Mode, Transmission Format

COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251 has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251 and Sync characters inserted, if necessary, then all further "control writes" ($C/\overline{D}$ = 1) will load the Command Instruction. A Reset operation (internal or external) will return the 8251 to the Mode Instruction Format.



Command Instruction Format

STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251 has facilities that allow the programmer to "read" the status of the device at any time during the functional operation.

A normal "read" command is issued by the CPU with the C/D input at one to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251 can be used in a completely Polled environment or in an interrupt driven environment.



Status Read Format

APPLICATIONS OF THE 8251



Asynchronous Serial Interface to CRT Terminal, DC-9600 Baud



Asynchronous Interface to Telephone Lines



Synchronous Interface to Terminal or Peripheral Device



Synchronous Interface to Telephone Lines

D.C. Characteristics:

T_A = 0°C to 70°C, V_{CC} = 5.0V ± 5%, V_{SS} = 0V

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage	V_{SS}-.5		0.8	V	
V_{IH}	Input High Voltage	2.0		V_{CC}	V	
V_{OL}	Output Low Voltage			0.45	V	I_{OL} = 1.6mA
V_{OH}	Output High Voltage	2.2			V	I_{OH} = -100μA (D0-7) I_{OH} = -100μA (Others)
I_{DL}	Data Bus Leakage			50	μA	V_{OUT} = 4.5V
I_{LI}	Input Load Current			10	μA	@ 5.5V
I_{CC}	Power Supply Current		45	80		

Capacitance

T_A = 25°C, V_{CC} = V_{SS} = 0V

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C_{IN}	Input Capacitance			10	pF	fc = 1MHz
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to V_{SS}.

A.C. Characteristics:

$T_A = 0°C$ to $70°C$; $V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
t_{CY}	Clock Period	.420		1.35	μs	
$t_{\phi W}$	Clock Pulse Width	220		300	ns	
t_R, t_F	Clock Rise and Fall Time	0		50	ns	
t_{WR}	$\overline{WRITE}$ Pulse Width	430			ns	
t_{DS}	Data Set-Up Time for $\overline{WRITE}$	0			ns	
t_{DH}	Data Hold Time for $\overline{WRITE}$	65			ns	
t_{AW}	Address Stable before $\overline{WRITE}$	20			ns	
t_{WA}	Address Hold Time for $\overline{WRITE}$	35			ns	
t_{RD}	READ Pulse Width	430			ns	
t_{DD}	Data Delay from $\overline{READ}$	350			ns	C_L=100pF
t_{DF}	$\overline{READ}$ to Data Floating	150			ns	C_L=100pF
t_{AR1}	Address Stable before $\overline{READ}$, CE (C/D)	50			ns	
t_{RA1}	Address Hold Time for $\overline{READ}$, CE	5			ns	
t_{RA2}	Address Hold Time for $\overline{READ}$, C/D	370			ns	
t_{DTx}	TxD Delay from Falling Edge of TxC	1			μs	C_L=100pF
t_{SRx}	Rx Data Set-Up Time to Sampling Pulse	2			μs	C_L=100pF
t_{HRx}	Rx Data Hold Time to Sampling Pulse	2			μs	C_L=100pF
f_{Tx}	Transmitter Input Clock Frequency					
	1X Baud Rate	DC		56	KHz	
	16X and 64X Baud Rate	DC		615	KHz	
f_{Rx}	Receiver Input Clock Frequency					
	1X Baud Rate	DC		56	KHz	
	16X and 64X Baud Rate	DC		615	KHz	
t_{Tx}	TxRDY Delay from Center of Data Bit			16	CLK Period	C_L=50pF
t_{Rx}	RxRDY Delay from Center of Data Bit	15		20	CLK Period	
t_{IS}	Internal Syndet Delay from Center of Data Bit	20		25	CLK Period	
t_{ES}	External Syndet Set-Up Time before Falling Edge of RxC			15	CLK Period	

Note: The TxC and RxC frequencies have the following limitation with respect to CLK.

For ASYNC Mode, t_{Tx} or $t_{Rx} > 4.5\ t_{CY}$

For SYNC Mode, t_{Tx} or $t_{Rx} > 30\ t_{CY}$

READ AND WRITE TIMING



*WRITE AND READ PULSES HAVE NO TIMING LIMITATION WITH RESPECT TO CLK

TRANSMITTER CLOCK AND DATA



RECEIVER CLOCK AND DATA



Tx RDY AND Rx RDY TIMING (ASYNC MODE)



INTERNAL SYNC DETECT



EXTERNAL SYNC DETECT



CHAPTER 4
INSTRUCTION SET

A computer, no matter how sophisticated, can only do what it is "told" to do. One "tells" the computer what to do via a series of coded instructions referred to as a Program. The realm of the programmer is referred to as Software, in contrast to the Hardware that comprises the actual computer equipment. A computer's software refers to all of the programs that have been written for that computer.

When a computer is designed, the engineers provide the Central Processing Unit (CPU) with the ability to perform a particular set of operations. The CPU is designed such that a specific operation is performed when the CPU control logic decodes a particular instruction. Consequently, the operations that can be performed by a CPU define the computer's **Instruction Set.**

Each computer instruction allows the programmer to initiate the performance of a specific operation. All computers implement certain arithmetic operations in their instruction set, such as an instruction to add the contents of two registers. Often logical operations (e.g., OR the contents of two registers) and register operate instructions (e.g., increment a register) are included in the instruction set. A computer's instruction set will also have instructions that move data between registers, between a register and memory, and between a register and an I/O device. Most instruction sets also provide **Conditional Instructions.** A conditional instruction specifies an operation to be performed only if certain conditions have been met; for example, jump to a particular instruction if the result of the last operation was zero. Conditional instructions provide a program with a decision-making capability.

By logically organizing a sequence of instructions into a coherent program, the programmer can "tell" the computer to perform a very specific and useful function.

The computer, however, can only execute programs whose instructions are in a binary coded form (i.e., a series of 1's and 0's), that is called **Machine Code.** Because it would be extremely cumbersome to program in machine code, programming languages have been developed. There are programs available which convert the programming language instructions into machine code that can be interpreted by the processor.

One type of programming language is Assembly Language. A unique assembly language mnemonic is assigned to each of the computer's instructions. The programmer can write a program (called the Source Program) using these mnemonics and certain operands; the source program is then converted into machine instructions (called the Object Code). Each assembly language instruction is converted into one machine code instruction (1 or more bytes) by an Assembler program. Assembly languages are usually machine dependent (i.e., they are usually able to run on only one type of computer).

THE 8080 INSTRUCTION SET

The 8080 instruction set includes five different types of instructions:

- **Data Transfer Group** – move data between registers or between memory and registers
- **Arithmetic Group** – add, subtract, increment or decrement data in registers or in memory
- **Logical Group** – AND, OR, EXCLUSIVE-OR, compare, rotate or complement data in registers or in memory
- **Branch Group** – conditional and unconditional jump instructions, subroutine call instructions and return instructions
- **Stack, I/O and Machine Control Group** – includes I/O instructions, as well as instructions for maintaining the stack and internal control flags.

Instruction and Data Formats:

Memory for the 8080 is organized into 8-bit quantities, called Bytes. Each byte has a unique 16-bit binary address corresponding to its sequential position in memory.

The 8080 can directly address up to 65,536 bytes of memory, which may consist of both read-only memory (ROM) elements and random-access memory (RAM) elements (read/write memory).

Data in the 8080 is stored in the form of 8-bit binary integers:



When a register or data word contains a binary number, it is necessary to establish the order in which the bits of the number are written. In the Intel 8080, BIT 0 is referred to as the **Least Significant Bit (LSB)**, and BIT 7 (of an 8 bit number) is referred to as the **Most Significant Bit (MSB)**.

The 8080 program instructions may be one, two or three bytes in length. Multiple byte instructions must be stored in successive memory locations; the address of the first byte is always used as the address of the instructions. The exact instruction format will depend on the particular operation to be executed.



Addressing Modes:

Often the data that is to be operated on is stored in memory. When multi-byte numeric data is used, the data, like instructions, is stored in successive memory locations, with the least significant byte first, followed by increasingly significant bytes. The 8080 has four different modes for addressing data stored in memory or in registers:

- Direct – Bytes 2 and 3 of the instruction contain the exact memory address of the data item (the low-order bits of the address are in byte 2, the high-order bits in byte 3).
- Register – The instruction specifies the register or register-pair in which the data is located.
- Register Indirect – The instruction specifies a register-pair which contains the memory address where the data is located (the high-order bits of the address are in the first register of the pair, the low-order bits in the second).
- Immediate – The instruction contains the data itself. This is either an 8-bit quantity or a 16-bit quantity (least significant byte first, most significant byte second).

Unless directed by an interrupt or branch instruction, the execution of instructions proceeds through consecutively increasing memory locations. A branch instruction can specify the address of the next instruction to be executed in one of two ways:

- Direct – The branch instruction contains the address of the next instruction to be executed. (Except for the 'RST' instruction, byte 2 contains the low-order address and byte 3 the high-order address.)
- Register indirect – The branch instruction indicates a register-pair which contains the address of the next instruction to be executed. (The high-order bits of the address are in the first register of the pair, the low-order bits in the second.)

The RST instruction is a special one-byte call instruction (usually used during interrupt sequences). RST includes a three-bit field, program control is transferred to the instruction whose address is eight times the contents of this three-bit field.

Condition Flags:

There are five condition flags associated with the execution of instructions on the 8080. They are Zero, Sign, Parity, Carry, and Auxiliary Carry, and are each represented by a 1-bit register in the CPU. A flag is "set" by forcing the bit to 1; "reset" by forcing the bit to 0.

Unless indicated otherwise, when an instruction affects a flag, it affects it in the following manner:

Zero: If the result of an instruction has the value 0, this flag is set; otherwise it is reset.

Sign: If the most significant bit of the result of the operation has the value 1, this flag is set, otherwise it is reset.

Parity: If the modulo 2 sum of the bits of the result of the operation is 0, (i.e., if the result has even parity), this flag is set; otherwise it is reset (i.e., if the result has odd parity).

Carry: If the instruction resulted in a carry (from addition), or a borrow (from subtraction or a comparison) out of the high-order bit, this flag is set; otherwise it is reset.

Auxiliary Carry: If the instruction caused a carry out of bit 3 and into bit 4 of the resulting value, the auxiliary carry is set; otherwise it is reset. This flag is affected by single precision additions, subtractions, increments, decrements, comparisons, and logical operations, but is principally used with additions and increments preceding a DAA (Decimal Adjust Accumulator) instruction.

Symbols and Abbreviations:

The following symbols and abbreviations are used in the subsequent description of the 8080 instructions:

SYMBOLS	MEANING
accumulator	Register A
addr	16-bit address quantity
data	8-bit data quantity
data 16	16-bit data quantity
byte 2	The second byte of the instruction
byte 3	The third byte of the instruction
port	8-bit address of an I/O device
r,r1,r2	One of the registers A,B,C,D,E,H,L
DDD,SSS	The bit pattern designating one of the registers A,B,C,D,E,H,L (DDD=destination, SSS=source):

DDD or SSS	REGISTER NAME
111	A
000	B
001	C
010	D
011	E
100	H
101	L

rp	One of the register pairs: B represents the B,C pair with B as the high-order register and C as the low-order register; D represents the D,E pair with D as the high-order register and E as the low-order register; H represents the H,L pair with H as the high-order register and L as the low-order register; SP represents the 16-bit stack pointer register.
RP	The bit pattern designating one of the register pairs B,D,H,SP:

RP	REGISTER PAIR
00	B-C
01	D-E
10	H-L
11	SP

rh	The first (high-order) register of a designated register pair.
rl	The second (low-order) register of a designated register pair.
PC	16-bit program counter register (PCH and PCL are used to refer to the high-order and low-order 8 bits respectively).
SP	16-bit stack pointer register (SPH and SPL are used to refer to the high-order and low-order 8 bits respectively).
r_m	Bit m of the register r (bits are number 7 through 0 from left to right).
Z,S,P,CY,AC	The condition flags: Zero, Sign, Parity, Carry, and Auxiliary Carry, respectively.
( )	The contents of the memory location or registers enclosed in the parentheses.
←	"Is transferred to"
$\wedge$	Logical AND
$\forall$	Exclusive OR
$\vee$	Inclusive OR
+	Addition
−	Two's complement subtraction
*	Multiplication
↔	"Is exchanged with"
$\overline{\quad}$	The one's complement (e.g., $(\overline{A})$)
n	The restart number 0 through 7
NNN	The binary representation 000 through 111 for restart number 0 through 7 respectively.

Description Format:

The following pages provide a detailed description of the instruction set of the 8080. Each instruction is described in the following manner:

1. The MAC 80 assembler format, consisting of the instruction mnemonic and operand fields, is printed in BOLDFACE on the left side of the first line.
2. The name of the instruction is enclosed in parenthesis on the right side of the first line.
3. The next line(s) contain a symbolic description of the operation of the instruction.
4. This is followed by a narative description of the operation of the instruction.
5. The following line(s) contain the binary fields and patterns that comprise the machine instruction.

6. The last four lines contain incidental information about the execution of the instruction. The number of machine cycles and states required to execute the instruction are listed first. If the instruction has two possible execution times, as in a Conditional Jump, both times will be listed, separated by a slash. Next, any significant data addressing modes (see Page 4-2) are listed. The last line lists any of the five Flags that are affected by the execution of the instruction.

Data Transfer Group:

This group of instructions transfers data to and from registers and memory. **Condition flags are not affected** by any instruction in this group.

MOV r1, r2 (Move Register)

(r1) ← (r2)

The content of register r2 is moved to register r1.



Cycles: 1
States: 5
Addressing: register
Flags: none

MOV r, M (Move from memory)

(r) ← ((H) (L))

The content of the memory location, whose address is in registers H and L, is moved to register r.



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

MOV M, r (Move to memory)

((H) (L)) ← (r)

The content of register r is moved to the memory location whose address is in registers H and L.



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

MVI r, data (Move Immediate)

(r) ← (byte 2)

The content of byte 2 of the instruction is moved to register r.



Cycles: 2
States. 7
Addressing: immediate
Flags. none

MVI M, data (Move to memory immediate)

((H) (L)) ← (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.



Cycles: 3
States: 10
Addressing: immed./reg. indirect
Flags: none

LXI rp, data 16 (Load register pair immediate)

(rh) ← (byte 3),

(rl) ← (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.



Cycles: 3
States. 10
Addressing: immediate
Flags: none

LDA addr (Load Accumulator direct)

(A) ← ((byte 3)(byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.



Cycles: 4
States: 13
Addressing: direct
Flags: none

STA addr (Store Accumulator direct)

((byte 3)(byte 2)) ← (A)

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.



Cycles: 4
States: 13
Addressing: direct
Flags: none

LHLD addr (Load H and L direct)

(L) ← ((byte 3)(byte 2))

(H) ← ((byte 3)(byte 2) + 1)

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.



Cycles: 5
States: 16
Addressing: direct
Flags: none

SHLD addr (Store H and L direct)

((byte 3)(byte 2)) ← (L)

((byte 3)(byte 2) + 1) ← (H)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.



Cycles: 5
States: 16
Addressing: direct
Flags: none

LDAX rp (Load accumulator indirect)

(A) ← ((rp))

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

STAX rp (Store accumulator indirect)

((rp)) ← (A)

The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp=B (registers B and C) or rp=D (registers D and E) may be specified.



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

XCHG (Exchange H and L with D and E)

(H) ←→ (D)

(L) ←→ (E)

The contents of registers H and L are exchanged with the contents of registers D and E.



Cycles: 1
States: 4
Addressing: register
Flags: none

Arithmetic Group:

This group of instructions performs arithmetic operations on data in registers and memory.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

(A) ← (A) + (r)

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 1
States. 4
Addressing: register
Flags: Z,S,P,CY,AC

ADD M (Add memory)

(A) ← (A) + ((H) (L))

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

ADI data (Add immediate)

(A) ← (A) + (byte 2)

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

ADC r (Add Register with carry)

(A) ← (A) + (r) + (CY)

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.

Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

ADC M (Add memory with carry)

(A) ← (A) + ((H) (L)) + (CY)

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.



Cycles 2
States: 7
Addressing. reg. indirect
Flags. Z,S,P,CY,AC

ACI data (Add immediate with carry)

(A) ← (A) + (byte 2) + (CY)

The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

SUB r (Subtract Register)

(A) ← (A) – (r)

The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

SUB M (Subtract memory)

(A) ← (A) – ((H) (L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

SUI data (Subtract immediate)

(A) ← (A) – (byte 2)

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

SBB r (Subtract Register with borrow)

(A) ← (A) – (r) – (CY)

The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

SBB M (Subtract memory with borrow)

(A) ← (A) – ((H) (L)) – (CY)

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

SBI data (Subtract immediate with borrow)

(A) ← (A) – (byte 2) – (CY)

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

INR r (Increment Register)

(r) ← (r) + 1

The content of register r is incremented by one. Note: All condition flags except CY are affected.



Cycles: 1
States: 5
Addressing: register
Flags: Z,S,P,AC

INR M (Increment memory)

((H) (L)) ← ((H) (L)) + 1

The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.

Cycles: 3
States: 10
Addressing: reg indirect
Flags: Z,S,P,AC

DCR r (Decrement Register)

(r) ← (r) – 1

The content of register r is decremented by one. Note: All condition flags except CY are affected.

Cycles: 1
States: 5
Addressing: register
Flags: Z,S,P,AC

DCR M (Decrement memory)

(M) ← ((H) (L)) − 1

The content of the memory location whose address is contained in the H and L registers is decremented by one. Note. All condition flags except CY are affected.



Cycles: 3
States. 10
Addressing. reg indirect
Flags. Z,S,P,AC

INX rp (Increment register pair)

(rh) (rl) ← (rh) (rl) + 1

The content of the register pair rp is incremented by one. Note. No condition flags are affected.



Cycles: 1
States: 5
Addressing. register
Flags: none

DCX rp (Decrement register pair)

(rh) (rl) ← (rh) (rl) − 1

The content of the register pair rp is decremented by one. Note: No condition flags are affected.



Cycles: 1
States. 5
Addressing: register
Flags: none

DAD rp (Add register pair to H and L)

(H) (L) ← (H) (L) + (rh) (rl)

The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add, otherwise it is reset.



Cycles: 3
States 10
Addressing. register
Flags: CY

DAA (Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded Decimal digits by the following process:

1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE. All flags are affected



Cycles. 1
States. 4
Flags Z,S,P,CY,AC

Logical Group:

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules

ANA r (AND Register)

(A) ← (A) ∧ (r)

The content of register r is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.



Cycles: 1
States 4
Addressing: register
Flags: Z,S,P,CY,AC

ANA M (AND memory)

(A) ← (A) ∧ ((H) (L))

The contents of the memory location whose address is contained in the H and L registers is logically anded with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared.



Cycles. 2
States. 7
Addressing: reg indirect
Flags. Z,S,P,CY,AC

ANI data (AND immediate)

(A) ← (A) ∧ (byte 2)

The content of the second byte of the instruction is logically anded with the contents of the accumulator. The result is placed in the accumulator. **The CY and AC flags are cleared.**



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

XRA r (Exclusive OR Register)

(A) ← (A) ∀ (r)

The content of register r is exclusive-or'd with the content of the accumulator. The result is placed in the accumulator. **The CY and AC flags are cleared.**



Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

XRA M (Exclusive OR Memory)

(A) ← (A) ∀ ((H) (L))

The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. **The CY and AC flags are cleared.**



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

XRI data (Exclusive OR immediate)

(A) ← (A) ∀ (byte 2)

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. **The CY and AC flags are cleared.**



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

ORA r (OR Register)

(A) ← (A) V (r)

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. **The CY and AC flags are cleared.**



Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

ORA M (OR memory)

(A) ← (A) V ((H) (L))

The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. **The CY and AC flags are cleared.**



Cycles: 2
States. 7
Addressing. reg. indirect
Flags: Z,S,P,CY,AC

ORI data (OR Immediate)

(A) ← (A) V (byte 2)

The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. **The CY and AC flags are cleared.**



Cycles: 2
States: 7
Addressing: immediate
Flags. Z,S,P,CY,AC

CMP r (Compare Register)

(A) − (r)

The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. **The Z flag is set to 1 if (A) = (r). The CY flag is set to 1 if (A) < (r).**



Cycles: 1
States: 4
Addressing. register
Flags: Z,S,P,CY,AC

CMP M (Compare memory)

(A) − ((H) (L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H) (L)). The CY flag is set to 1 if (A) < ((H) (L)).

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

CPI data (Compare immediate)

(A) − (byte 2)

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

RLC (Rotate left)

$(A_{n+1}) \leftarrow (A_n)$; $(A_0) \leftarrow (A_7)$

$(CY) \leftarrow (A_7)$

The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.



Cycles: 1
States: 4
Flags: CY

RRC (Rotate right)

$(A_n) \leftarrow (A_{n-1})$; $(A_7) \leftarrow (A_0)$

$(CY) \leftarrow (A_0)$

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.



Cycles: 1
States: 4
Flags: CY

RAL (Rotate left through carry)

$(A_{n+1}) \leftarrow (A_n)$; $(CY) \leftarrow (A_7)$

$(A_0) \leftarrow (CY)$

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.



Cycles: 1
States: 4
Flags: CY

RAR (Rotate right through carry)

$(A_n) \leftarrow (A_{n+1})$; $(CY) \leftarrow (A_0)$

$(A_7) \leftarrow (CY)$

The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.

Cycles: 1
States: 4
Flags: CY

CMA (Complement accumulator)

$(A) \leftarrow \overline{(A)}$

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.



Cycles: 1
States: 4
Flags: none

CMC (Complement carry)

(CY) ← $\overline{(CY)}$

The CY flag is complemented. No other flags are affected.

0	0	1	1	1	1	1	1

Cycles: 1
States: 4
Flags: CY

STC (Set carry)

(CY) ← 1

The CY flag is set to 1. No other flags are affected.

0	0	1	1	0	1	1	1

Cycles: 1
States: 4
Flags: CY

Branch Group:

This group of instructions alter normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION		CCC
NZ	– not zero (Z = 0)	000
Z	– zero (Z = 1)	001
NC	– no carry (CY = 0)	010
C	– carry (CY = 1)	011
PO	– parity odd (P = 0)	100
PE	– parity even (P = 1)	101
P	– plus (S = 0)	110
M	– minus (S = 1)	111

JMP addr (Jump)

(PC) ← (byte 3) (byte 2)

Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	0	0	1	1
low-order addr							
high-order addr							

Cycles: 3
States: 10
Addressing: immediate
Flags: none

Jcondition addr (Conditional jump)

If (CCC),

(PC) ← (byte 3) (byte 2)

If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.

1	1	C	C	C	0	1	0
low-order addr							
high-order addr							

Cycles: 3
States: 10
Addressing: immediate
Flags: none

CALL addr (Call)

((SP) – 1) ← (PCH)
((SP) – 2) ← (PCL)
(SP) ← (SP) – 2
(PC) ← (byte 3) (byte 2)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	1	1	0	1
low-order addr							
high-order addr							

Cycles: 5
States: 17
Addressing: immediate/reg. indirect
Flags: none

Ccondition (Condition call)

If (CCC),
((SP) − 1) ← (PCH)
((SP) − 2) ← (PCL)
(SP) ← (SP) − 2
(PC) ← (byte 3) (byte 2)

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed, otherwise, control continues sequentially.



Cycles: 3/5
States: 11/17
Addressing: immediate/reg. indirect
Flags: none

RET (Return)

(PCL) ← ((SP)),
(PCH) ← ((SP) + 1);
(SP) ← (SP) + 2;

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.

Cycles: 3
States: 10
Addressing: reg. indirect
Flags: none

Rcondition (Conditional return)

If (CCC),
(PCL) ← ((SP))
(PCH) ← ((SP) + 1)
(SP) ← (SP) + 2

If the specified condition is true, the actions specified in the RET instruction (see above) are performed, otherwise, control continues sequentially.



Cycles: 1/3
States: 5/11
Addressing: reg. indirect
Flags: none

RST n (Restart)

((SP) − 1) ← (high-order eight bits of next instruction address)
((SP) − 2) ← (low-order eight bits of next instruction address)
(SP) ← (SP) − 2
(PC) ← (8 * (NNN))

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.



Cycles: 3
States: 11
Addressing: reg. indirect
Flags: none



Program Counter After Restart

PCHL (Jump H and L indirect – move H and L to PC)

(PCH) ← (H)
(PCL) ← (L)

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.



Cycles: 1
States: 5
Addressing: register
Flags: none

Stack, I/O, and Machine Control Group:

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, **condition flags are not affected by any instructions in this group.**

PUSH rp (Push)

((SP) − 1) ← (rh)
((SP) − 2) ← (rl)
(SP) ← (SP) − 2

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. **Note: Register pair rp = SP may not be specified.**

1	1	R	P	0	1	0	1

Cycles: 3
States: 11
Addressing: reg. indirect
Flags: none

PUSH PSW (Push processor status word)

((SP) − 1) ← (A)
$((SP) - 2)_0$ ← (CY), $((SP) - 2)_1$ ← 1
$((SP) - 2)_2$ ← (P), $((SP) - 2)_3$ ← 0
$((SP) - 2)_4$ ← (AC), $((SP) - 2)_5$ ← 0
$((SP) - 2)_6$ ← (Z), $((SP) - 2)_7$ ← (S)
(SP) ← (SP) − 2

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.

1	1	1	1	0	1	0	1

Cycles: 3
States: 11
Addressing: reg. indirect
Flags: none

FLAG WORD

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
S	Z	0	AC	0	P	1	CY

POP rp (Pop)

(rl) ← ((SP))
(rh) ← ((SP) + 1)
(SP) ← (SP) + 2

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register pair rp. The content of register SP is incremented by 2. **Note: Register pair rp = SP may not be specified.**

1	1	R	P	0	0	0	1

Cycles: 3
States: 10
Addressing: reg. indirect
Flags: none

POP PSW (Pop processor status word)

(CY) ← $((SP))_0$
(P) ← $((SP))_2$
(AC) ← $((SP))_4$
(Z) ← $((SP))_6$
(S) ← $((SP))_7$
(A) ← ((SP) + 1)
(SP) ← (SP) + 2

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.

1	1	1	1	0	0	0	1

Cycles: 3
States: 10
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

MICROCOMPUTER SYSTEM

--- FUNCTIONAL SECTIONS ---



- PROGRAMS
  ADDRESS STACK
  DATA
- OPERATIONS
  DECISIONS
- EXTERNAL
  COMMUNICATION

MACHINE INSTRUCTIONS

TYPES:

- REGISTER
- ARITHMETIC
- LOGICAL
- INPUT/OUTPUT
- CONTROL

INSTRUCTIONS MAY BE ONE, TWO OR THREE BYTES LONG.

EXAMPLES:

MOV C,A	MOV C,A
ADI 7	ADI 7
JMP 4296H	JMP 96 42

EXECUTION SEQUENCE

PROGRAM SEGMENT

1 - INPUT VALUE

2 - ADD SEVEN

3 - OUTPUT VALUE

STEP NUMBER

1A,B,C,D	IN	4
2A,B,C	ADI	7
3A,B,C,D	OUT	2




ADDRESS BUS (16)
8080
MEMORY
(ROM/RAM)
INPUT
INPUT
OUTPUT
OUTPUT
READ
WRITE
DATA BUS (8)
SYSTEM
STATUS
INPUT
OUTPUT
CLOCK
GEN

DESIGN GUIDELINES

- DEFINE SYSTEM PROBLEM
  - SYSTEM SPECIFICATION
  - BASIC SYSTEM DIAGRAM
- DEFINE PERIPHERAL EQUIPMENT
  - I/O PORT ASSIGNMENT
  - RAM, ROM MEMORY SIZE
  - FINAL HARDWARE DIAGRAM
- FLOWCHART BASIC SOLUTION
  - FLOWCHARTS
  - PL/M OR ASBM. LANG. CODING

HARDWARE & SOFTWARE

- DEBUG PROGRAMS & PROTOTYPE


I/O DEVICES
COMM. DEVICES
INT. LINES
DMA DEVICES
ADDR. BUS
8080A
8708
8111
8255
8251
8214
8257
DATA
BUS
8228
8224
CONTROL BUS

8080 FAMILY

SYSTEM CONTROLLER AND BUS DRIVER FOR 8080A CPU

- Built-in Bi-Directional Bus Driver for Data Bus Isolation
- Allows the use of Multiple Byte Instructions (e.g. CALL) for Interrupt Acknowledge
- User Selected Single Level Interrupt Vector (RST 7)

PIN CONFIGURATION



8228 BLOCK DIAGRAM



PIN NAMES

D7 D0	DATA BUS (8080 SIDE)	INTA	INTERRUPT ACKNOWLEDGE
DB7 DB0	DATA BUS (SYSTEM SIDE)	HLDA	HOLD ACKNOWLEDGE (FROM 8080)
IOR	I/O READ	WR	WRITE (FROM 8080)
IOW	I/O WRITE	BUSEN	BUS ENABLE
MEMR	MEMORY READ	STSTB	STATUS STROBE (FROM 8224)
MEMW	MEMORY WRITE	Vcc	+5V
DBIN	DBIN (FROM 8080)	GND	0 VOLTS


8080A
CPU
WR
DBIN
HDLA
D0
D1
D2
D3
D4
D5
D6
D7
8228
BI-DIRECTIONAL
BUS DRIVER
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DATA BUS
INTA
MEM R
MEM W
I/O R
I/O W
CONTROL BUS
(FROM 8224) STATUS STROBE
BUSEN

CLOCK GENERATOR AND DRIVER FOR 8085A CPU

PIN CONFIGURATION



BLOCK DIAGRAM



PIN NAMES

RESIN	RESET INPUT
RESET	RESET OUTPUT
RDYIN	READY INPUT
READY	READY OUTPUT
SYNC	SYNC INPUT
STSTB	STATUS STB (ACTIVE LOW)
φ1	8080 CLOCKS
φ2	8080 CLOCKS

XTAL 1	CONNECTIONS FOR CRYSTAL
XTAL 2	CONNECTIONS FOR CRYSTAL
TANK	USED WITH OVERTONE XTAL
OSC	OSCILLATOR OUTPUT
φ2 (TTL)	φ2 CLK (TTL LEVEL)
VCC	+5V
VDD	+12V
GND	0V


$F = \frac{1}{2\pi\sqrt{LC}}$
USED ONLY FOR OVERTONE CRYSTALS
3-10 pF (ONLY NEEDED ABOVE 10 MHz)
13
14
15
OSC
12
ϕ_2 (TTL)
6
RDYIN
3
V_{CC}
8224
2
RESIN
GND
GND
11
22
ϕ_1
10
15
ϕ_2
4
23
READY
8080A CPU
1
12
RESET
5
19
SYNC
7
STSTB (TO 8223 PIN 1)



8080A CPU Standard Interface


DATA BUS (8)
A0
A9
ROM 8708
CS
A10
A11
A12
8205
1 of 8
MEMR
+5
O.C. output Diode
A0
8111
A7
MEMW
MAP
0000
ROM 4K
0FFF
1000
RAM 256
10FF
RAM 1K
1000
13FF
MEMR
2102A
DOUT
DIN
A9
MEMW
8212



$$t_{CO_{MAX}} = 2t_{CY_{MIN}} - t_{DSS_{MAX}} - t_{DC_{MAX}} - t_{DS2_{MIN}}$$

$$= 960 - 326 - 60 - 150$$

$$= 424 \text{ ns}$$

$$t_{ACC1_{MAX}} = 2t_{CY_{MIN}} - t_{DA_{MAX}} - t_{DS2_{MIN}}$$

$$= 960 - 200 - 150$$

$$= 610 \text{ ns}$$

ACCESS TIMES*	t_{CO}	t_{ACC}	CAT.	TYPE
8080A	424	610		
8080A-2	244	455		
8080A-1	134	340		
1702A	900	1300	PROM	256 x 8
8708	120	450	PROM	1K x 8
8111-2	650	850	RAM	256 STATIC
8102A-4	230	450	RAM	1K STATIC
8107B-4	250	270	RAM	4K DYM

*REF: SEPTEMBER '75 8080 USER'S MANUAL

MEMORY MAPPED I/O



PROGRAMMABLE PERIPHERAL INTERFACE

- 24 Programmable I/O Pins
- Completely TTL Compatible
- Direct Bit Set/Reset Capability Easing Control Application Interface

PIN CONFIGURATION



PIN NAMES

D_7 -D_0	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A0, A1	PORT ADDRESS
PA7-PA0	PORT A (BIT)
PB7-PB0	PORT B (BIT)
PC7-PC0	PORT C (BIT)
V_{CC}	+5 VOLTS
GND	0 VOLTS

8255 BLOCK DIAGRAM



8255 P.P.I.



THREE MODES AVAILABLE

MODE 0:
3 I/O PORTS - NO CTL LINES



MODE 1:
2 I/O PORTS - 8 CTL. LINES



MODE 2:
1 I/O PORT - 5 CTL. LINES



MODE 1 INPUT


MODE 1 (PORT A)
CONTROL WORD
D7 D6 D5 D4 D3 D2 D1 D0
1 0 1 1 1/0
PC6,7
1 = INPUT
0 = OUTPUT
RD
PA7-PA0
8
INTE A
PC4
STBA
PC5
IBFA
PC3
INTRA
PC6,7
2
I/O
MODE 1 (PORT B)
CONTROL WORD
D7 D6 D5 D4 D3 D2 D1 D0
1 1 1
RD
PB7-PB0
8
INTE B
PC2
STBB
PC1
IBFB
PC0
INTRB

MODE 1 OUTPUT



MODE 2


PC3
INTRA
PA7-PA0
8
PC7
OBFA
INTE 1
PC6
ACKA
INTE 2
PC4
STBA
PC5
IBFA
WR
RD
3
PC2-0
I/O

8255 HOOKUP (MODE 0)



PROGRAMMING

```
MVI A,83H      ;CONTROL WORD
OUT ØF7        ;CTL OUT
```

LINE PRINTER (CENTRONIX 500)



PROGRAMMING

```
LPT:  IN  ØF6H        ;READ PORT C (STATUS)
      ANI  8H         ;UNMASK BIT 3
      JNZ LPT
      MOV  A,C        ;C REG HAS DATA
      OUT ØF4H        ;DATA OUT PORT A
      MVI  A,7FH      ;STROBE LOW
      OUT ØF6H        ;STROBE OUT PORT C
      MVI  A,ØFFH     ;STROBE HI
      OUT ØF6H        ;STROBE OUT PORT C
      RET
```

PAPER TAPE PUNCH (REMEX)



PROGRAMMING

```
PTP:  IN   ØF6H      ;READ PORT C (STATUS)
      ANI  4H        ;UNMASK BIT 2
      JNZ  PTP
      MOV  A,C       ;C REG HAS DATA
      CMA            ;COMPLEMENT
      OUT  ØF4H      ;DATA OUT PORT A
      MVI  A,ØEFH    ;DIRCTL & PUNCMD HI
      OUT  ØF6H      ;DIRCTL & PUNCMD OUT
      MVI  A,ØBFH    ;DIRCTL HI - PUNCMD LO
      OUT  ØF6H      ;DIRCTL & PUNCMD OUT
      MVI  A,ØFFH    ;SAME AS ABOVE
      OUT  ØF6H
```

PAPER TAPE READER (REMEX)



PROGRAMMING

```
PTR1: MVI   A,ØEFH      ;DRIVE/LOW
      OUT   ØF6H        ;DRIVE/OUT PORT C
      MVI   A,ØFFH      ;DRIVE/HI
      OUT   ØF6H        ;DRIVE/OUT PORT C
      MVI   H,25        ;TIMEOUT = 25ms
PTR2: IN    ØF6H        ;READ PORT C (STATUS)
      ANI   1H          ;UNMASK BIT Ø
      JZ    PTR3
      CALL  DELAY       ;1ms DELAY
      DCR   H
      JNZ   PTR2
      JMP   TIMOUT
PTR3: IN    ØF5H        ;DATA IN PORT B
      CMA               ;COMPLEMENT
      RET
```

Silicon Gate MOS 8251

PROGRAMMABLE COMMUNICATION INTERFACE

- **Synchronous and Asynchronous Operation**
  - **Synchronous:**
    - 5-8 Bit Characters
    - Internal or External Character Synchronization
    - Automatic Sync Insertion
  - **Asynchronous:**
    - 5-8 Bit Characters
    - Clock Rate — 1, 16, or 64 Times Baud Rate
    - Break Character Generation
    - 1, 1½, or 2 Stop Bits
    - False Start Bit Detection
- **Baud Rate —DC to 56k Baud (Sync Mode)**
  DC to 9.6k Baud (Async Mode)
- **Full Duplex, Double Buffered, Transmitter and Receiver**
- **Error Detection — Parity, Overrun, and Framing**
- **Fully Compatible with 8080 CPU**
- **28-Pin DIP Package**
- **All Inputs and Outputs Are TTL Compatible**
- **Single 5 Volt Supply**
- **Single TTL Clock**

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT. The chip is constructed using N-channel silicon gate technology.

PIN CONFIGURATION



Pin Name	Pin Function
D_7 D_0	Data Bus (8 bits)
C/D	Control or Data is to be Written or Read
$\overline{RD}$	Read Data Command
$\overline{WR}$	Write Data or Control Command
$\overline{CS}$	Chip Enable
CLK	Clock Pulse (TTL)
RESET	Reset
$\overline{TxC}$	Transmitter Clock
TxD	Transmitter Data
$\overline{RxC}$	Receiver Clock
RxD	Receiver Data
RxRDY	Receiver Ready (has character for 8080)
TxRDY	Transmitter Ready (ready for char from 8080)

Pin Name	Pin Function
DSR	Data Set Ready
$\overline{DTR}$	Data Terminal Ready
SYNDET	Sync Detect
$\overline{RTS}$	Request to Send Data
$\overline{CTS}$	Clear to Send Data
TxE	Transmitter Empty
Vcc	+5 Volt Supply
GND	Ground

BLOCK DIAGRAM



8251 CONNECTIONS

(AS DONE IN THE MDS)



3251 PROGRAMMING

	PROGRAMMING	ACCUMULATOR	DEFINITION	FUNCTION
	RESET			
DONE ONCE	OUT ØF5H	11001110	16X 8 BITS DISABLE PARITY ODD PARITY TWO STOP BITS	MODE CONTROL WORD
DONE ONCE	OUT ØF5H	00100111	TRANSMIT ENABLE $\overline{\text{DTR}}$ OUTPUT TO Ø RECEIVER ENABLE $\overline{\text{RTS}}$ OUTPUT TO Ø	COMMAND CONTROL WORD
INPUT OPER	IN ØF5H	XXXXXXØX XXXXXX1X	RCVR BFR NOT READY RCVR BFR READY	STATUS OF INPUT DEVICE
INPUT OPER	IN ØF4H	DATA		DATA XFER
OUTPUT OPER	IN ØF5H	XXXXXXX0 XXXXXXX1	TRANSMIT NOT READY TRANSMIT READY	STATUS OF OUTPUT DEVICE
OUTPUT OPER	OUT ØF4H	DATA		DATA XFER

PRIORITY INTERRUPT CONTROL UNIT

- Eight Priority Levels
- Current Status Register
- Priority Comparator
- Fully Expandable
- High Performance (50ns)
- 24-Pin Dual In-Line Package

PIN CONFIGURATION



LOGIC DIAGRAM



PIN NAMES

INPUTS		
$\overline{R_0}$ $\overline{R_7}$	REQUEST LEVELS (R_7 HIGHEST PRIORITY)	
$\overline{B_0}$ $\overline{B_2}$	CURRENT STATUS	
$\overline{SGS}$	STATUS GROUP SELECT	
$\overline{ECS}$	ENABLE CURRENT STATUS	
INTE	INTERRUPT ENABLE	
$\overline{CLK}$	CLOCK (INT F F)	
$\overline{ELR}$	ENABLE LEVEL READ	
ETLG	ENABLE THIS LEVEL GROUP	
OUTPUTS		
$\overline{A_0}$ $\overline{A_2}$	REQUEST LEVELS	OPEN COLLECTOR
$\overline{INT}$	INTERRUPT (ACT LOW)	OPEN COLLECTOR
ENLG	ENABLE NEXT LEVEL GROUP	

8 LEVEL CONTROLLER



			D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
PRIORITY REQUEST		RST	1	1	A_2	A_1	A_0	1	1	1
LOWEST	0	7	1	1	1	1	1	1	1	1
	1	6	1	1	1	1	0	1	1	1
	2	5	1	1	1	0	1	1	1	1
	3	4	1	1	1	0	0	1	1	1
	4	3	1	1	0	1	1	1	1	1
	5	2	1	1	0	1	0	1	1	1
	6	1	1	1	0	0	1	1	1	1
HIGHEST	7	*0	1	1	0	0	0	1	1	1

*RST 0 WILL VECTOR PROGRAM COUNTER TO LOCATION 0 (ZERO) AND INVOKE THE SAME ROUTINE AS "RESET" INPUT TO 8080.
THIS COULD RE INITIALIZE THE SYSTEM BASED ON THE ROUTINE INVOKED
(A CAUTION TO SYSTEM PROGRAMMERS)

Silicon Gate MOS 8257

PROGRAMMABLE DMA CONTROLLER

- Four Channel DMA Controller
- Priority DMA Request Logic
- Channel Inhibit Logic
- Terminal and Modulo 256/128 Outputs
- Auto Load Mode
- Single TTL Clock (ϕ2/TTL)
- Single +5V Supply
- Expandable
- 40 Pin Dual-in-Line Package

The 8257 is a Direct Memory Access (DMA) Chip which has four channels for use in 8080 microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to access or deposit data directly from or to memory. It uses the Hold feature of the 8080 to acquire the system bus. It also keeps count of the number of DMA cycles for each channel and notifies the peripheral when a programmable terminal count has been reached. Other features that it has are two mode priority logic to resolve the request among the four channels, programmable channel inhibit logic, an early write pulse option, a modulo 256/128 Mark output for sectored data transfers, an automatic load mode, a terminal count status register, and control signal timing generation during DMA cycles. There are three types of DMA cycles. Read DMA Cycle, Write DMA Cycle and Verify DMA Cycle.

The 8257 is a 40-pin, N-channel MOS chip which uses a single +5V supply and the ϕ2 (TTL) clock of the 8080 system. It is designed to work in conjunction with a single 8212 8-bit, three-state latch chip. Multiple DMA chips can be used to expand the number of channels with the aid of the 8214 Priority Interrupt Chip.

PIN CONFIGURATION



BLOCK DIAGRAM




I/O ADDRESS FORMAT
A7 A6 A5 A4 A3 A2 A1 A0
PORT SELECT 0
PORT SELECT 1
8251 C/D
8251 CS
8255 #1 CS
8255 #2 CS
MEMORY MAP
5K
4K
2K
1K
0
USER PROM
SYSTEM MONITOR
RAM
VCC
RESET
GND
8224
8080A
8228
SYSTEM MONITOR
8708
USER PROM
8708
8111
8111
8251
#2
8255
#1
8255
8205
8205
BAUD RATE GENERATOR
RECEIVE DATA
TRANSMIT DATA
PORT 1
PORT 2
PORT 3
PORT 4
PORT 5
PORT 6
SERIAL DATA COMMUNICATION INTERFACE
PROGRAMMABLE PERIPHERAL INTERFACE
ADDRESS BUS
DATA BUS
CONTR BUS

```
;
; CONTROL: PROGRAMA PRINCIPAL QUE SE ENCARGA DE
; CHECAR SI HAY QUE CAMBIAR LOS SET POINTS Y DE
; TOMAR DATOS DEL CONVERTIDOR ANALOGICO/DIGITAL
; CADA CIERTO TIEMPO.
;
        ORG     1000H   ; Inicializa programa
        MVI     E,0H    ; Inicializa contador de caracteres
        MVI     A,82H   ; Programa el 8255: puertos A
        OUT     17H     ; y C = OUT, puerto B = IN
PRIN:   MVI     B,64H   ; Inicializa contador para toma de
                        ; datos
CRB:    IN      CONST   ; Checa el Register Buffer del 8255
        ANI     RBR
        JNZ     CPAR    ; Si RB = SET: transfiere control
                        ; a subrutina que lee caracter
REGR:   DCR     B       ; Decrementa Contador
        JZ      TDAT    ; Si B=0, transfiere control a
                        ; subrutina que toma y procesa
                        ; datos del ADC.
        JMP     CRB     ; Si B≠0 regresa a chear el
                        ; 8255 por si hay algún caracter.
;
; TDAT: SUBRUTINA DE ADQUISICIÓN DE DATOS. CADA CIERTO TIEMPO,
; EL PROGRAMA PRINCIPAL TRANSFIERE CONTROL A ESTA SUBRUTINA,
; QUE: PRIMERO INHIBE EL ADC, TOMA LA INFORMACIÓN DEL MISMO,
; LA CONVIERTE A BCD, LA COMPARA CON LOS SET POINTS, INDICA SI
; SE HA SOBREPASADO UN LÍMITE Y MUESTRA EN EL DISPLAY
; EL VALOR MEDIDO.
;
TDAT:   MVI     A,80H   ; Pone en 1 el bit C7 para inhibir
                        ; el C.AD.
        OUT     16H     ; Inhibe el CAD vía puerto C con C7
        IN      15H     ; Lee 8 bits del CAD vía puerto B
        MOV     C,A     ; Guarda en C el dato leído
        MVI     A,00H   ; Habilita el CAD haciendo C7=0
        OUT     16H
        MOV     A,C     ; Pone en el acumulador el dato leído
        PUSH    D       ; Guarda el registro E que se emplea
                        ; como contador en CPAR
        MVI     B,03H   ; Inicializa contador para el proceso
                        ; de conversión a BCD
;
; MULT: MULTIPLICA UN NÚMERO DE 8 BITS POR 10. SE EMPLEA PARA
; AJUSTAR EL DATO TOMADO DEL ADC A BCD TRES DÍGITOS. LA
; CANTIDAD A MULTIPLICARSE ESTA ALMACENADA EN EL ACUMULADOR.
; EL RESULTADO QUEDA ALMACENADO EN LOS REGISTROS H y L.
;
```

```
MULT:   PUSH    B       ;Guarda el contador recién inicializado
                        ;para permitir el uso del reg B en MULT
        RLC             ;Rota hacia la izquierda el cont del Acc
        MOV     B,A     ;Almacena en B la cantidad rotada
        RLC             ;Rota dos veces hacia la izquierda
        RLC             ;el contenido del Acumulador
        MOV     H,A     ;Almacena en H la cantidad rotada 3veces
        ANI     0F8H    ;Hace 0 los 3 bits menos significativos
                        ;de la cantidad en el Acumulador
        MOV     L,A     ;Almacena en L el resultado de la ope_
                        ;ración anterior
        XRA     H       ;Efectúa un OR exclusivo entre A y H
                        ;quedando en A los tres más significa_
                        ;tivos de la cantidad original, almacena_
                        ;dos a la derecha del registro.
        MOV     H,A     ;Almacena en H el resultado anterior
        MOV     A,B     ;Pasa al Acumulador el contenido de B
        ANI     0FEH    ;Hace 0 el bit menos significativo
                        ;de la cantidad en el Acumulador
        MOV     C,A     ;Almacena en C el resultado anterior
        XRA     B       ;Efectúa un OR exclusivo entre A y H
                        ;quedando en A el bit más significativo
                        ;de la cantidad original, almacenado a
                        ;la derecha del registro
        MOV     B,A     ;Almacena en B el resultado anterior
        DAD     B       ;Suma los registros H,L y B,C quedando
                        ;el resultado en H y L. Este resultado es
                        el número original multiplicado por 10
;
;A CONTINUACIÓN HAY QUE DIVIDIR POR 256 PARA OBTENER EL DATO TOMADO
;DENTRO DEL RANGO DE MEDICION (0 - 9.99). COMO 256 = 2**8 Y LOS
;REGISTROS SON 8 BITS, ESTA DIVISION QUEDA HECHA AUTOMATICAMENTE:
;EL CONTENIDO DEL REGISTRO H ES LA PARTE ENTERA EN BCD, Y EL
;CONTENIDO DEL REGISTRO L ES LA PARTE FRACCIONARIA EN BINARIO
;PURO. PARA OBTENER LOS DOS DIGITOS FRACCIONARIOS EN BCD, SE
;MULTIPLICA EL CONTENIDO DEL REGISTRO L POR 10 DOS VECES: LA
;PRIMERA VEZ SE OBTIENE EL DIGITO DE LAS DECIMAS Y LA SEGUNDA
;VEZ, EL DIGITO DE LAS CENTESIMAS. AMBOS APARECEN EN EL REGISTRO
;H EN BCD. LAS INSTRUCCIONES SIGUIENTES REALIZAN EL PROCEDIMIEN-
;TO DESCRITO.
;
        POP     B       ;Recupera el contador y compara con
        MVI     A,03H   ;3 para determinar si se trata del
        CMP     B       ;entero o de la parte fraccionaria.
        JNZ     FRACL
        MOV     D,H     ;Si se trata del entero, lo guarda en D
        MOV     A,L     ;y carga el Acumulador con L para
        DCR     B       ;multiplicarlo por 10 y obtener el
        JMP     MULT    ;dígito de las décimas. Disminuye el
                        ;contador en 1
```

```
FRAC1:      MVI     A,02 H      ;Compara el contador con 2 para deter-
            CMP     B           ;minar si se trata del dígito de las déci-
                                ;mas o de las centésimas.
            JNZ     FRAC2
            MOV     A,H         ;El dígito de las décimas, en 4 bits,
            RLC                 ;se pone en el acumulador para
            RLC                 ;rotarlo a la izquierda 4 veces, que-
            RLC                 ;dando almacenado a la izquierda
            RLC                 ;del registro.
            MOV     E,A         ;Guarda en E el resultado anterior
            MOV     A,L         ;Pasa al Acumulador la cantidad en
                                ;binario de la cuál se obtendrá el
                                ;dígito de las centésimas.
            DCR     B           ;Disminuye en 1 el contador
            JMP     MUL         ;Multiplica por 10.
FRAC2:      MOV     A,H         ;Carga en el acumulador el dígito
                                ;correspondiente a las centenas en BCD
            ANI     0FH         ;Hace 0 las 4 bits más significativos
            ORA     E           ;Pone en los 4 bits menos significati-
            MOV     E,A         ;vos de E el dígito de las decenas
            XCHG                ;Pasa el contenido de D,E a H,L
            POP     D           ;Recupera el contador E
;
;CMAX: ESTA PARTE DEL PROGRAMA SE ENCARGA DE COMPARAR EL DATO MEDI-
;DO CON LOS VALORES DE LOS SET POINTS. SI EL DATO EXCEDE EL VALOR
;MAXIMO O ESTA POR DEBAJO DEL VALOR MÍNIMO, SE ENCENDERÁ UN INDI-
;CADOR. EN CASO QUE EL DATO ESTÉ DENTRO DE RANGO EL PROGRAMA
;CONTINÚA. EL DATO MEDIDO ESTA ALMACENADO EN LOS REGISTROS H Y L. LOS
;SET POINTS ESTAN ALMACENADOS EN MAX, MAX+1 y MIN, MIN+1 RESPECTI-
;VAMENTE.
;
CMAX        LDA     MAX         ;Carga el Acumulador con la parte entera
                                ;del set point max
            CMP     H           ;Compara el Acumulador con la parte entera
                                ;del dato medido. Si (A) es igual que
            JZ      CMAX1       ;(H), compara las partes fraccionarias
            JC      ENAX        ;Si (A) es menor que (H), enciende indicador
CMIN        LDA     MIN         ;Si (A) es mayor que (H), carga A con la
                                ;parte entera del set point min y
            CMP     H           ;la compara con H
            JZ      CMIN1       ;Si (A) = (H) se va a comparar las
                                ;partes fraccionarias
            JNC     ENIN        ;Si (A) > (H), enciende indicador
            JMP     PREPAS      ;Si (A) < (H), el dato esta dentro de rango
                                ;y envia el control a PREPAS
CMAX1       LDA     MAX+1       ;Carga el Acumulador con la parte fracio-
                                ;naria del set point max
            CMP     L           ;Compara con (L). Si (A) < (L), encien-
            JM      ENAX        ;de indicador. Si (A) = (L), envia el
            JZ      PREPAS      ;control a PREPAS. Si (A) > (L) compara
```

```
                JMP     CMIN        ;el dato con el set point mín.
CMIN1:          LDA     MIN+1       ;Carca A con la parte fraccionaria
                                    ;del set point mín y compara (A)
                CMP     L           ;con (L).
                JZ      PREPAS      ;Si (A) = (L) envía control a PREPAS
                JP      ENIN        ;Si (A) > (L) enciende indicador
;
;PREPAS: ESTA PARTE PREPARA EL DATO MEDIDO PARA SER ENVIADO
;VIA EL PUERTO DE SALIDA B AL INDICADOR NUMERICO. PARA ESTO,
;CONFIGURA CADA PALABRA CON LOS COMANDOS DE CONTROL DEL
;PUERTO Y LAS ALMACENA CONSECUTIVAMENTE A PARTIR DE LA
;DIRECCION DATO.
;
PREPAS:         MOV     A,H         ;Carga en A la parte entera del
                                    ;dato medido.
                ORI     40H         ;Pone en "1" el bit más significativo
                                    ;del Acumulador
                STA     DATO        ;Almacena (A) en Dato
                MOV     A,L         ;Carga en A la parte fraccionaria
                                    ;del dato medido
                ANI     0F0H        ;Hace 0 los 4 bits menos significativos
                                    ;dejando sólo el dígito de las décimas
                RRC                 ;Corre el dígito de las décimas
                RRC                 ;a los 4 bits menos significativos
                RRC                 ;del Acumulador.
                RRC
                ORI     30H         ;Pone un 1 en los bits A5 y A4
                STA     DATO+1      ;Almacena (A) en Dato+1
                MOV     A,L         ;Carga en A la parte fraccionaria
                                    ;del dato medido.
                ANI     0FH         ;Elimina el dígito de las décimas,
                                    ;quedando A el dígito de las centésimas
                ORI     10H         ;Pone un 1 en el bit A4.
                STA     DATO+2      ;Almacena (A) en Dato+2.
;
;A CONTINUACION MANDA AL DISPLAY LOS DIGITOS CORRESPONDIENTES
;AL DATO MEDIDO, VIA EL PUERTO B. LOS DÍGITOS ESTAN ALMACENADOS
;A PARTIR DE LA DIRECCION DATO.
;
                LXI     H,DATO      ;Carga en H y L la dirección DATO
                MVI     D,03        ;Inicializa un contador
SIG:            MOV     A,M         ;Carga en A el contenido de DATO
                OUT     14H         ;Envía al Puerto B de salida (A)
                ORI     80H         ;Pone un 1 en A7 para inhibir el decodi-
                OUT     14H         ;ficador del display.
                INX     H           ;Incrementa H,L
                DCR     D           ;Decrementa el contador
                JNZ     SIG         ;Si D ≠ 0 Saca otro dígito
                JMP     PRIN        ;Regresa al programa principal
;
```

```
;ENAX Y ENIN: COMANDAN LOS LED'S INDICADORES, ENCENDIENDO
;EL QUE CORRESPONDA CUANDO EL DATO MEDIDO ESTE FUERA DEL RANGO.
;ESTABLECIDO POR LOS SET POINTS.
;
ENAX:   MVI     A,01H   ;Pone un 1 en el bit A0 del Acumulador
        OUT     16H     ;Envía (A) al puerto
        JMP     PREPAS  ;Regresa a preparar el dato
ENIN :  MVI     A,02H   ;Pone un 1 en el bi A1 del Acumulador
        OUT     16H     ;Envía (A) al puerto
        JMP     PREPAS  ;Regresa a preparar el dato.
;
;CPAR: EL SALTO A ESTA FUNCIÓN ES OCACIONADO POR LA PRESEN-
;CIA DE UN CARACTER EN EL USART. LA FUNCION: ELIMINA EL
;BIT DE PARIDAD; DETECTA CARACTER INVALIDO Y ENVÍA SEÑAL
;DE ERROR; IMPRIME ETIQUETAS PARA VALOR MAXIMO Y MINIMO;
;LEE DICHOS VALORES Y LOS ALMACENA EN LOCALIDADES ESPE
;CIFICAS DE MEMORIA.
;
CPAR:   IN      CNIN    ;Lee caracter del USART
        ANI     7FH     ;Elimina bit de paridad
        MOV     C,A     ;Pone en C el caracter leído
        PUSH    B       ;Guarda B en el STACK
        MOV     A,E     ;Pone el contador en el acumulador
        ORI     00H     ;si E=0, se trata del comando C si
        JNZ     LEEN    ;E≠0, se trata de un set point
        CALL    ECHO    ;Imprime el primer caracte leído
        MOV     A,C     ;y luego checa si éste es "C".
        SUI     43H
        JZ      SIGA    ;Si el caracter leído es"C", salta a SIGA
        MVI     C"*"    ;Si el caracter leído no es "C", envía
        CALL    ECHO    ;un "*" indicando error y regre-
        CALL    CROUT   ;sa al programa principal
        JMP     RGR
;
;SIGA: HABIENDO RECONOCIDO EL COMANDO C, ESTA PARTE SE
;ENCARGA DE ESCRIBIR "MAX? =" EN CONSOLA. UNA VEZ ESCRI-
;TO REGRESA AL PROGRAMA PRINCIPAL A ESPERAR LOS NUMEROS CORRES-
;PONDIENTES AL SET POINT O A TOMAR UNA NUEVA LECTURA DEL CONVERTI-
;DOR.
;
SIGA:   CALL    CROUT   ;Salta un renglón
        LXI     H,EME   ;Trae de memoria la letra M
        MVI     D,05H   ;Inicializa contador
SCRIBE: MOV     C,M     ;Pone el caracter correspondiente
        CALL    CO      ;en el registro C para enviarlo
        INX     H       ;vía USART a la Consola. Incre-
        DCR     D       ;menta el contador y una vez
        JZ      SETR    ;impreso MAX? = salta a SETR
        JMP     SCRIBE  ;
```

```
SETR:   INR     E       ; Incrementa el contador E
        POP     B       ; Recupera B del STACK
        JMP     CRB     ; Regresa al programa principal
;
;LEEN: ESTA PARTE DE LA FUNCION SE ENCARGA DE LEER LOS
;NUMEROS DE LOS SET POINTS Y ALMACENALOS EN MEMORIA.
        ORG     1300
LEEN:   POP     B       ;
        PUSH    B       ;
        CALL    ECHO    ; Se imprime un caracter
        CALL    CNVBN   ;
        LHLD    NMRO    ; Carga H y L con (NMRO)
        MOV     M,A     ;Carga en localidad de memoria apun-
                        ;tada por H y L, el cont. de A
        INX     H       ;Incrementa H
        SHLD    NMRO    ;Guarda en localidad NMRO el
                        ;contenido de H y L
        MOV     A,E     ;Carga en H el contador para decre-
        SUI     03H     ;mentar si se leyeron 3 números. Si
        JNZ     CHECK   ;se leyeron, se imprime MIN?=,
        CALL    CROUT   ;si no salta a CHECK.
        LXI     H,ENE
        MVI     D,05H
ESCR:   MOV     C,M     ; Escribe MIN?=
        CALL    ECHO
        INX     H
        DCR     D
        JZ      INCE
        JMP     ESCR
CHECK:  MOV     A,E     ; Se determina si ya se leyeron los
        CPI     06H     ; seis números correspondientes a
        JNC     ARRGR   ; los dos set points. Si ya se leyeron
INCE:   POP     B       ;salta a ARRGR Si no regresa al
        INR     E       ;programa principal
        JMP     REGR
;
;ARRGR: ESTA PARTE SE ENCARGA DE PONER LOS SET POINTS EN
;LAS LOCALIDADES MAX, MAX+1 y MIN, MIN+1.
;
ARRGR:  CALL    CROUT
        LHLD    NMRO    ;Carga en H y L la dirección en donde
        DCX     H       ; se tiene almacenado el dígito de las
        DCX     H       ;centésimas del set Point mínimo.
        MOV     A,M     ;Se incrementa H para que apunte
        RLC             ;al dígito de las décimas; se rota
        RLC             ;y queda en la parte superior
        RLC             ;del acumulador Luego se agrega
        RLC             ;el dígito de las céntimas y se
        INX     H       ;almacena en MIN+1. Se repite
        ORA     M       ;el procedimiento para el dígi-
```

```
                STA     MIN+1       ;to de los enteros, el que se
                DCX     H           almacena en MIN.
                DCX     H
                MOV     A,M
                STA     MIN
                DCX     H
                DCX     H
                MOV     A,M
                RLC
                RLC
                RLC
                RLC
                INX     H
                ORA     M
                STA     MAX+1
                DCX     H
                DCX     H
                MOV     A,M
                STA     MAX
                SHLD    NMRO
                MVI     E,0
                JMP     REGR.
;
;DEFINICION DE SIMBOLOS
;
MAX             EQU     1370
MIN             EQU     1372
DATO            EQU     1374
EME             EQU     1377
ENE             EQU     137C
NMRO            EQU     1381
;
                ORG     1377
```

CURSO "MICROPROCESADORES"

Práctica No. 3: "Aplicación práctica del microprocesador"

Ing. Pedro S. Joselevich C.

Objetivo: Se pretende demostrar la aplicación del kit MCS-80 a la medición de una variable continua, mostrar su valor en forma digital y dar señales de alarma cuando se excedan límites (en más y en menos) respecto a un valor prefijado de la variable continua.



1. Breve explicación teórica.

Se desea mostrar la versatilidad de un microprocesador para fines industriales.

El kit MCS-80 ha sido configurado usando un programa adecuado y un mínimo de "hardware", para realizar las siguientes funciones:

a) Convertir una variable continua, V_A (señal analógica) en una señal digital binaria, V_D.

b) Convertir dicha señal binaria en unidades de ingeniería (volts en este caso), en código BCD.

c) Mostrar esa información en un "display" luminoso.

d) Entrar datos desde el teclado del terminal (CRT, TTY), para indicar al sistema el "valor de referencia deseado" V_R de la variable continua de entrada, y los límites máximo y mínimo L_M y L_m que ésta puede tener.

e) Si la variable de entrada toma valores fuera de la banda permitida, da señales de alarma, encendiendo luces de MAXimo o de MINimo, según el caso.

2. Diagrama del Sistema

3. Breve descripción de las partes del sistema

3.1. Conversor A/D: El potenciómetro P toma una parte del voltaje de fuente (10Vs) y genera asi la señal, continuamente variable a voluntad, V_A. Esta entra al conversor A/D, el que generará la señal digital V_D (en código binario puro) en 8 bits correspondiente al valor de V_A en cada instante.

Asi, con V_A = OV la salida será:

$$V_D = 0000\ 0000$$

con V_A = 5 V

$$V_D = 1000\ 0000$$

El valor máximo indicable en V_D es

$$V_D = 1111\ \ 1111$$

y corresponde a V_A = 9.96 V (no puede llegarse a 10 V).

En general, la señal V_A será cuantificada en 2^8 = 256 estados diferentes; como para este caso el valor de plena escala (no confundir con valor maximo) es de 10 V., el valor de cuantificación del bit menos significativo es $\frac{10V}{256}$ = 39 mV. Este es el incremento mínimo que puede registrarse.

La conversión A/D se hace mediante "hardware" especial, usando el método de comparar la entrada analógica V_A con otra V_A' generada por un contador binario y un convertidor D/A. Cuando $V_A = V_A'$, la salida del contador binario será V_D. Como debido al método empleado, es posible que V_D oscile alrededor de un bit menos significativo, es necesario que el microprocesador ordene al conversor que "congele" su valor durante el tiempo en que leerá V_D. Esta es la señal de control C.

3.2. Microprocesador: Es el MCS-80, al cual se le han configurado los puertos de entrada y salida para realizar las funciones que se indican a continuación:

a) Control del Conversor A/D.
b) Control del display de salida y alarmas
c) Salida de datos para el display y alarmas.
d) Lectura de datos del conversor

Para ello, se han configurado los puertos de la siguiente forma.

PB_0/PB_7 = entrada de datos desde el conversor
PA_3/PA_0 = dato BCD a los displays
PA_4 = punto decimal
PA_6, PA_5 = salidas al decodificador de dígitos
PA_7 = inhibidor del decodificador de dígitos
PC_1, C_0 = salidas a los indicadores de MAX y MIN
PC_7 = control del conversor A/D
PC_6/PC_0 = no usados.

3.3. Display luminoso: Está compuesto por tres dígitos decimales, donde puede indicarse desde 0.00 hasta 9.99 U.

Están conectados en "multiplen", de tal forma que para registrar una información de datos a un determinado dígito, no sólo debe llegar a él la información correcta (lo que ocurre desde PA_3/PA_0), sino que el dígito debe ser seleccionado por el código contenido en PA_6, PA_5 y un decodificador adecuado. Además, vía PA_7 se envía una señal de sincronismo adecuada para que los dígitos funcionen correctamente.

Los dígitos contiene un decodificador BCD a los "puntos" individuales que componen la imagen, con lo que con 4 bits pueden mostrarse los dígitos decimales "0" a "9".(En este modelo de display, no pueden mostrarse los caracteres hexadecimales A a F).

3.4. Indicadores de máximo y mínimo

Están constituídos por un bit de un puerto de salida, conectado a un LED (MAX = amarillo, MIN = verde), a través de un "buffer" adecuado.

Tarea No. 3

Determinar la función de control de un controlador P-D



$$f(c) = K_1 P + K_2 D$$

$$P = \left[V_{A(k)} - V_R \right] K_1$$

$$D = \left[V_{A(k)} - V_{A(k-1)} \right] K_2$$

Se supone que, via el CRT_1 se introdujo un cierto V_R, y que V_A se variará manualmente.

Ejercicio: $K_1 = 1$

1) Suponiendo determinar el valor instantáneo "P" (variando V_A) y sacarlo a la pantalla.
2) Suponiendo $K_2 = 1$, determinar "D"
3) Obtener el valor f(c).

Sugerencias:

a) Hacer diagramas de flujo en cada caso.
b) Usar aritmética BCD, para aprovechar al máximo el programa ya hecho.
c) Para obtener siempre saldos positivos , hacer A-B (si A>B), o B - A (si A<B).

Reglas de la Artmética BCD

I) Sumas: Se puede sumar directamente dos cantidades en BCD, (poniendo dos dígitos BCD de cada una, en cada byte). Debe usarse la instrucción DAA para corregir eventuales entradas en la "zona prohibida" del código BCD, o sea las posiciones A-F del Código Hex.

II) Restas: (ver páginas 56-58 del "Assembly Language Programming Manual").

La resta se realiza por suma de complementos.

$$A-B = A + (10^n - B) - 10^n = C$$

siendo n = número de dígitos de B.

$10^n - B$ es llamado el "complemento a 10^n de B".

Si $A > B$, C es el resultado correcto, en BCD, de la resta.

Si $A < B$, C es el complemento a 10^n de la resta.

Mecánica de la resta: Debido a que la máquina trabaja normalmente en hexa., no en BCD, la operación de resta es más complicada que la suma. Ver páginas 55-58 del "Assembly Language Programming Manual", y subrutina en pág. 58.

```
        ORG   4000H
;-----------------------------------------------------------------------
;
;       SUBROUTINE JUMP TABLE
;
;-----------------------------------------------------------------------
SUB1:   JMP   ADDXY     ; Z = X + Y
SUB2:   JMP   DATXY     ; Z = X + Y
SUB3:   JMP   SUBXY     ; Z = X - Y
SUB4:   JMP   NEGXY     ; Z = -X
SUB5:   JMP   MLTXY     ; Z = X * Y
SUB6:   JMP   DIVXY     ; Z = X / Y
SUB7:   JMP   DECOD     ; WRITE X
SUB8:   JMP   ENCOD     ; READ  X
```

```
;-----------------------------------------------------------------
;
;       SUBROUTINE TO ADD TWO 16 BIT UNSIGNED
;        NUMBERS: Z = X + Y
;
;       CALLING SEQUENCE:
;
;       PUSH Y              PUSH Y
;       PUSH X              PUSH X
;       CALL ADDXY          CALL DADXY
;       POP  Z              POP  Z      Z=X+Y
;
;-----------------------------------------------------------------
ADDXY: POP  H          ; GET RETURN ADDRESS
       POP  B          ; GET X
       POP  D          ; GET Y
       MOV  A,C        ; ADD
       ADD  E          ;   LOWER
       MOV  C,A        ;     8 BITS
       MOV  A,B        ; ADD
       ADC  D          ;   UPPER
       MOV  B,A        ;     8 BITS AND CARRY
       PUSH B          ; SAVE Z
       PCHL            ; RETURN
;
DADXY: POP  B          ; GET RETURN ADDRESS
       POP  H          ; GET X
       POP  D          ; GET Y
       DAD  D          ; ADD X, Y
       PUSH H          ; SAVE Z
       PUSH B          ; RESTORE RETURN ADDRESS
       RET             ;
```

```
;-----------------------------------------------------------------
;
;       SUBROUTINE TO SUBSTRACT TWO 16 BIT UNSIGNED
;        NUMBERS: Z = X - Y
;
;       CALLING SEQUENCE:
;
;       PUSH Y
;       PUSH X
;       CALL SUBXY
;       POP Z               Z=X-Y
;
;-----------------------------------------------------------------
SUBXY: POP   H          ; GET RETURN ADDRESS
       POP   B          ; GET X
       POP   D          ; GET Y
       MOV   A,C        ; SUBSTRACT
       SUB   E          ;   LOWER
       MOV   C,A        ;     8 BITS
       MOV   A,B        ; SUBSTRACT
       SBB   D          ;   UPPER
       MOV   B,A        ;     8 BITS AND BORROW
       PUSH  B          ; SAVE Z
       PCHL             ;
```

```
;-----------------------------------------------------------------
;
;       SUBROUTINE TO NEGATE ONE 16 BIT UNSIGNED
;        NUMBER: Z = -X (2'S COMPLEMENT NOTATION)
;
;       CALLING SEQUENCE:
;
;                       PUSH X
;                       CALL NEGXY
;                       POP  Z              Z=-X
;
;-----------------------------------------------------------------
NEGXY: POP   H          ; GET RETURN ADDRESS
       POP   D          ; GET X
       MOV   A,E        ; COMPLEMENT
       CMA              ;   LOWER
       MOV   E,A        ;     8 BITS
       MOV   A,D        ; COMPLEMENT
       CMA              ;   UPPER
       MOV   D,A        ;     8 BITS
       INX   D          ; INCREMENT FOR 2'S COMPLEMENT
       PUSH  D          ; SAVE Z
       PCHL             ;
```

```
;-----------------------------------------------------------------------
;
;       SUBROUTINE TO MULTIPLY TWO 16 BIT UNSIGNED
;       NUMBERS.  Z = X * Y
;
;       CALLING SEQUENCE:
;
;       PUSH Y
;       PUSH X
;       CALL MLTXY
;       POP  Z          Z=X*Y
;
;-----------------------------------------------------------------------
MLTXY:  POP  H          ; GET RETURN ADDRESS
        POP  B          ; GET X
        POP  D          ; GET Y
        PUSH H          ; SAVE RETURN ADDRESS
        LXI  H,0        ; CLEAR INTERMEDIATE RESULT
        MVI  A,17       ; SET BIT COUNTER
        PUSH PSW        ; SAVE COUNTER (A)
MLT0:   MOV  A,B        ; SHIFT
        RAR             ;
        MOV  B,A        ;   MULTIPLIER
        MOV  A,C        ;
        RAR             ;
        MOV  C,A        ;     ONE BIT RIGHT
        XTHL            ; SWAP REMAINDER & COUNTER (L)
                        ;   IN TOP OF STACK
        DCR H           ; DECREMENT
        XTHL            ; RESTORE REMAINDER
        JZ   MLT2       ; IF COUNT ZERO, DONE
        JNC  MLT1       ; IF MULTIPLIER BIT IS ZERO,
                        ;  DON'T ADD
        DAD  D          ; BIT WAS 1, ADD MULTIPLICAND
MLT1:   MOV  A,H        ; SHIFT
        RAR             ;
        MOV  H,A        ;   INTERMEDIATE RESULT
        MOV  A,L        ;
        RAR             ;
        MOV  L,A        ;     ONE BIT RIGHT
        JMP  MLT0       ; CONTINUE
MLT2:   XCHG            ; PUT EXCESS IN (DE)
        POP  H          ; REMOVE COUNTER
        POP  H          ; GET RETURN ADDRESS
        PUSH B          ; SAVE Z
        PCHL            ;
```

```
;-----------------------------------------------------------------
;
;       SUBROUTINE TO DIVIDE TWO 16 BIT UNSIGNED
;        NUMBERS: Z = X / Y
;
;       CALLING SEQUENCE:
;
;       PUSH  Y
;       PUSH  X
;       CALL  DIVXY
;       POP   Z             Z=X/Y   (INTEGER PART)
;                           (DE)=X Y-Z (REMAINDER)
;
;-----------------------------------------------------------------
DIVXY: POP   H          ; GET RETURN ADDRESS
       POP   B          ; GET X
       POP   D          ; GET Y
       PUSH  H          ; SAVE RETURN ADDRESS
       MOV   A,D        ; NEGATE
       CMA              ;
       MOV   D,A        ;
       MOV   A,E        ;   THE DIVISOR
       CMA              ;
       MOV   E,A        ;
       INX   D          ;     (2'S COMPLEMENT)
       LXI   H,0        ; CLEAR REMAINDER
       MVI   A,17       ; GET BIT COUNTER
DIV0:  PUSH  H          ; SAVE REMAINDER
       DAD   D          ; SUBSTRACT DIVISOR (ADD NEGTV)
       JNC   DIV1       ; IF UNDERFLOW
       XTHL             ;   RESTORE REMAINDER
DIV1:  POP   H          ; GET REMAINDER
       PUSH  PSW        ; SAVE COUNTER (A)
       MOV   A,C        ; SHIFT
       RAL              ;
       MOV   C,A        ;   DIVIDEND/QUOTIENT
       MOV   A,B        ;
       RAL              ;
       MOV   B,A        ;     ONE BIT LEFT
       MOV   A,L        ; SHIFT
       RAL              ;
       MOV   L,A        ;   REMAINDER/DIVIDEND
       MOV   A,H        ;
       RAL              ;
       MOV   H,A        ;     ONE BIT LEFT
       POP   PSW        ; RESTORE LOOP COUNTER (A)
       DCR   A          ; DECREMENT
       JNZ   DIV0       ; NOT DONE, CONTINUE
       ORA   A          ; CLEAR CARRY
       MOV   A,H        ; SHIFT
       RAR              ;
       MOV   D,A        ;   REMAINDER
       MOV   A,L        ;
       RAR              ;
       MOV   E,A        ;     ONE BIT RIGHT
       POP   H          ; GET RETURN ADDRESS
       PUSH  B          ; SAVE Z
       PCHL             ;
```

```
;-----------------------------------------------------------------
;
;       MONITOR COMMUNICATION AREA
;
;-----------------------------------------------------------------
CRLF    EQU   011EH     ; RETURN, LINE-FEED
CO      EQU   01E3H     ; CHARACTER OUTPUT
ECHO    EQU   01F4H     ; ECHO CHARACTER
GETCI   EQU   021BH     ; GET INPUT CHARACTER
VALDI   EQU   038AH     ; VALID DELIMITER
```

```
;-----------------------------------------------------------------
;
;       SUBROUTINE TO DECODE A 16 BIT UNSIGNED NUMBER
;        INTO DECIMAL AND OUTPUT TO THE TERMINAL
;
;       CALLING SEQUENCE:
;
;       PUSH X
;       CALL DECOD
;
;-----------------------------------------------------------------
DECOD: POP   H          ; GET RETURN ADDRESS
       POP   D          ; GET X
       PUSH  H          ; RESTORE RETURN ADDRESS
       LXI   B,10000    ; LOAD Y
       CALL  PRDIG      ; PRINT FIRST DIGIT
       LXI   B,1000     ; LOAD Y
       CALL  PRDIG      ; PRINT SECOND DIGIT
       LXI   B,100      ; LOAD Y
       CALL  PRDIG      ; PRINT THIRD DIGIT
       LXI   B,10       ; LOAD Y
       CALL  PRDIG      ; PRINT FOURTH DIGIT
       LXI   B,1        ; LOAD Y
       CALL  PRDIG      ; PRINT FIFTH DIGIT
       RET              ; RETURN
;-----------------------------------------------------------------
;
;       SUBROUTINE TO OUTPUT ONE SEQUENTIAL
;        DIGIT TO THE TERMINAL
;
;       CALLING SEQUENCE:
;
;       LXI   B,POWER          (DE) HAS NUMBER TO DECODE
;       CALL  PRDIG
;       POP   PSW              DECIMAL DIGIT IN LOWER
;                              BYT., REMAINDER IN (DE)
;
;-----------------------------------------------------------------
PRDIG: PUSH  B          ; PASS Y
       PUSH  D          ; PASS X
       CALL  DIVXY      ; DIVIDE X/Y
       POP   B          ; GET QUOTIENT
       MOV   A,C        ; DIGIT TO ACCUMULATOR
       ADI   '0'        ; MAKE ASCII DIGIT
       MOV   C,A        ; SET OUTPUT CHARACTER
       CALL  CO         ; OUTPUT CHARACTER
       RET              ; RETURN
```

```
;-----------------------------------------------------------------
;
;       SUBROUTINE TO INPUT A 16 BIT UNSIGNED
;        NUMBER FROM THE TERMINAL
;
;       CALLING SEQUENCE:
;
;       CALL ENCOD
;       PUSH X
;
;-----------------------------------------------------------------
ENCOD: LXI   D,0       ; CLEAR RESULT
ENC0:  CALL  GETCH     ; GET CHARACTER FROM TERMINAL
       CALL  ECHO      ; ECHO CHARACTER TO TERMINAL
       CALL  VALDL     ; CHECK FOR DELIMITER
       JC    ENC1      ; END IF DELIMITER
       CPI   '0'       ; TEST CHAR AGAINST '0'
       JM    ENC2      ; LESS, INVALID
       CPI   '9'+1     ; TEST CHAR AGAINST '9'
       JP    ENC2      ; MORE, INVALID
       MOV   H,D       ; MOVE RESULT TO
       MOV   L,E       ;   TEMPORARY BUFFER
       DAD   D         ; MULTIPLY DIGIT
       DAD   H         ;
       DAD   D         ;
       DAD   H         ;   BY FACTOR OF TEN
       SUI   '0'       ; MAKE ASCII TO DIGIT
       MOV   E,A       ; PLACE DIGIT IN
       MVI   D,0       ;   TEMPORARY BUFFER
       DAD   D         ; ADD TO RESULT
       XCHG            ; SAVE RESULT
       JMP   ENC0      ; GET MORE DIGITS
ENC1:  POP   H         ; GET RETURN ADDRESS
       PUSH  D         ; SAVE X
       PCHL            ; RETURN
ENC2:  MVI   C,'*'     ; GET ERROR CHARACTER
       CALL  ECHO      ; OUTPUT TO TERMINAL
       CALL  CROUT     ; END LINE
       JMP   ENCOD     ; DO OVER AGAIN
       END
```

PROGRAMA PRACTICA No. 2 CURSO C. E. C.

"SUMAR DOS CANTIDADES"



OBJETIVO:- Se pretende realizar un programa que sume dos cantidades de hasta 4 dígitos los cuales entrarán por consola. La suma se hará en código decimal.

I. INTRODUCCION.-

Se presenta un programa capaz de sumar dos cantidades de hasta 4 dígitos cada una, las cuales entrarán al sistema por consola. La operación se desarrollará en decimal.

El hecho de que cada sumando contenga hasta 4 dígitos implica:

a) El sistema deberá reconocer el momento en el que se han insertado 4 dígitos.

b) Si la cantidad a sumar posee menos de 4 dígitos, el sistema deberá reconocer un caracter ("+" ó "=") el cual sea indicativo de que hemos terminado de escribir una cantidad.

El hecho de insertar las cantidades por consola implica que el sistema no contará, en principio, con las magnitudes a sumar; esto es, esperará a que el operador defina, vía la consola, ambos sumandos

Finalmente, el hecho de que la operación se desarrolle en el sistema decimal implica que el sistema solo podrá aceptar caracteres decimales y que el resultado de la operación aparecerá también como una magnitud decimal.

II.- DESCRIPCION.-

En términos generales podemos desglosar el programa en tres bloques básicos:

1.) RECEPCION Y SITUACION DE PARAMETROS.-

a) Predisposición del area de memoria destinada a almacén de sumandos.

b) Obtención de caracteres.

c) Guardar en memoria las direcciones de referencia a partir de las cuales podamos obtener la ubicación de los dígitos menos significativos de ambos sumandos.

2) SUBRUTINAS DE IDENTIFICACION DE CARACTERES.-

a) ECHO X: Subrutina relacionada con el primer sumando. Detecta el simbolo "+" y transfiere el control a obtención de segundo sumando.

b) ECHO XX: Subrutina relacionada con ambos sumandos. Detecta caracter decimal y escribe.

c) ERROR: Subrutina relacionada con ambos sumandos. Escribe "*" (simbolo de error) y transfiere al control a MONITOR.

d) ECHO Y: Subrutina relacionada con segundo sumando. Detecta simbolo "=" y transfiere el control al bloque "suma".

3) SUMA =

a) Toma 4 dígitos por sumando y reacomoda en dos dígitos por byte de memoria.

{ situación de uno de los sumandos al terminar BLOQUE (1) } — REACOMODANDO — { situación del sumando previa a la SUMA }



b) Sumar y ajustar el resultado a decimal

c) Escribir considerando la posibilidad de acarreo en la posición más significativa.



DIAGRAMA DEL FLUJO DEL PROGRAMA

"SUMAR DOS CANTIDADES"



BLOQUE "1" Almacena en memoria 1300 hasta 130D los dígitos componentes de ambos sumandos.

Almacena en memoria 139B hasta 139E la "dirección + 1" del dígito menos significativo de ambos sumandos.

DIRECCION	HEXADECIMAL	MNEMONICO	COMENTARIOS
1310	1E03	MVI E,03	Toma registro E como contador
1312	210013	LXI H,1300	Carga en H,L dirección 1300
1315	3600	MVI M,00	Carga en memoria, dirección (H,L), "cero" (limpiar)
1317	23	INX H	Incrementa dirección de H,L
1318	1D	DCR E	Decrementa contador
1319	C21513	JNZ 1315	Decide cuando se han limpiado 1300, 01, 02,
131C	1E04	MVI E,04	Restaura contador
131E	CD1B02	CALL GETCH	Toma caracter de consola y elimina bit paridad. Subrutina de MONITOR (021B)
1321	CDA013	CALL ECHOX	Identifica caracter: si decimal _____ escribe si invalido_____ escribe (*) si "+" ———— cambia renglón
1324	CDDA01	CALL CNVBN	Traduce ASCII—— binario (MONITOR 01DA)
1327	77	MOV M,A	Carga el contenido del Acumulador en dirección de H,L.
1328	23	INX H	Incrementa dirección en H,L.
1329	1D	DCR E	Decrementa contador
132A	C21E13	JNZ 131E	E ≠ 0 busca otro dígito; E =0; Continua
132D	229B13	SHLD 139B	Salva dirección + 1 del LSD (139B, 139C)
1330	CDEE01	CALL CROUT	Cambia de renglón por segundo sumando (MONITOR 01EE.)
			TOMA SEGUNDO SUMANDO
1333	210713	LXI H,1307	Carga en H,L dirección 1307
1336	1E03	MVI E,03	Ver primer sumando
1338	3600	MVI M,00	" " "
133A	23	INX H	" " "
133B	1D	DCR E	" " "
133C	C23813	JNZ 1338	" " "

DIRECCION	HEXADECIMAL	MNEMONICO	COMENTARIOS
133F	1E04	MVI E,04	Ver primer sumando
1341	CD1B02	CALL GETCH	" " "
1344	CDD013	CALL ECHOY	Identifica caracter: "=" —— salta a SUMA. Cualquier otro —— salta a ECHO XX
1347	CDDA01	CALL CNVBN	Ver primer sumando
134A	77	MOV M,A	" " "
134B	23	INX H	" " "
134C	1D	DCR E	" " "
134D	C24113	JNZ 1341	" " "
1350	229D13	SHLD 139D	Salva "dirección + 1" de LSD de segundo sumando (139D, 139E)
1353	CDEE01	CALL CROUT	
1356	C30010	JMP 1000	S U M A

BLOQUE No. 2

(13A0)	Subrutina	ECHO X	Detecta símbolo "+"; cambia renglón
(13AF)	Subrutina	ECHO XX	Detecta caracter decimal; escribe
(13C0)	Subrutina	ERROR	Escribe "*"; transfiere control a MONITOR
(13D0)	Subrutina	ECHO Y	Detecta símbolo "="; cambia renglón

DIRECCION	HEXADECIMAL	MNEMONICO	COMENTARIOS
13A0			ECHO X
13A0	79	MOV A, C	Subrutina anterior deja caracter en "C"
13A1	D62B	SUI 2B	Checa "+"
13A3	C2AF13	JNZ ECHOXX	Si el resultado es ≠0 investiga que tipo de caracter es, si = 0 continua.
13A6	C32D13	JMP 132D	Vuelve a almacenar dirección y cambiar de renglón
13AF			ECHO XX

DIRECCION	HEXADECIMAL	MNEMONICO	COMENTARIOS
13AF	79	MOV A,C	Restaurar información en acumulador.
13B0	D630	SU1 30	3X = ASCII representativo de dígitos decimales. ($0 \leq X \leq 9$)
13B2	FAC013	JM ERROR	Si el resultado es negativo, salta a imprimir error * (refiere a operación (SUI30)
13B5	FE0A	CPI 10	Si el resultado fue positivo checa si es decimal (refiere a operación (SUI 30)
13B7	F2C013	JP 13C0	Si el resultado es positivo salta imprimir error (refiere a operación CPI 10)
13BA	CDF401	CALL ECHO	Si el resultado fue negativo llama ECHO de MONITOR (01F4) y escribe dígito decimal.
13BD	C9	RET	Vuelve al"punto + 1" donde ECHO XX fue llamada
13C0			E R R O R
13C0	0E2A	MV1 C, *	Carga en C simbolo de error
13C2	CDF401	CALL ECHO	* a consola
13C5	CF	RST 1	Transfiere control a MONITOR
13D0			ECHO Y
13D0	79	MOV A, C	
13D1	D63D	SUI 3D	checa "="
13D3	C2AF13	JNZ ECHOXX	Investiga que caracter es
13D6	C35013	JMP 1350	Vuelve a almacenar dirección y cambia renglón

BLOQUE No. 3. S U M A

Bloque 3(a). (1000) Toma 4 dígitos por sumando y se reacomoda en dos dígitos por Byte de memoria.

Bloque 3(b). (1025) Suma y ajuste decimal

Bloque 3(c). (103D) Escribe

ORG 1000

DIRECCION	HEXADECIMAL	MNEMONICO	COMENTARIOS
1000	0E02	MVI C,02	Sitúa contador sumandos
1002	2A9B13	LHLD 139B	Trae a H, L dirección + 1 de LSD primer sumando
1005	0602	MVI B,02	Sitúa contador dígitos (parejas)
1007	2B	DCX H	
1008	2B	DCX H	Apunta H,L a dirección - 1
1009	7E	MOV A,M	Carga el contenido H-L en acumulador
100A	07	RLC	
100B	07	RLC	Rota cuatro lugares a la izquierda.
100C	07	RLC	
1000	07	RLC	
100E	23	INX H	Incrementa contenido H-L (dirección) si B = 2 o (dirección -2) si B = 1.
100F	B6	ORA M	OR de Acumuladores con(dirección) si B = 2 o (dirección-2) si B = 1
1010	2B	DCX H	Apunta nuevamente a dirección - 1 (B=2) o dirección - 3 (B = 1)
1011	77	MOV M,A	Carga par de dígitos en dirección - 1 (B = 2) o dirección-3 (B = 1)
1012	05	DCR B	Disminuye contador dígitos (parejas)
1013	CA1B10	JZ 101B	si B=0 pasa a acomodar segundo sumando. Si B≠0 continua con el último par de primer sumando
1016	2B	DCX H	
1017	2B	DCX H	Apunta H-L a dirección - 3
1018	C30910	JMP 1009	Salta a acomodar segundo par primer sumando o segundo par segundo sumando
101B	0D	DCR C	decrementa contador de sumandos.
101C	CA2510	JZ 1025	Si C≠0 termina de acomodar segundo sumando. Si C=0 salta a realizar suma. Bloque 3(b)

DIRECCION	HEXADECIMAL	MNEMONICO	COMENTARIOS
101F	2A9D13	LHLD 139D	Carga en H-L dirección + 1 de LSD de segundo sumando.
1022	C30510	JMP 1005	Salta a acomodar primer par segundo sumando.
			REALIZAR SUMA BLOQUE 3(b)
1025	2A9B13	LHLD 139B	Carga en H-L dirección + 2 del par LSD de primer sumando.
1028	EB	XCHG	Intercambia contenido de H-L con D-E tal que D-E contiene dirección + 2, par LSD, primer sumando
1029	2A9D13	LHLD 139D	carga en H-L dirección + 2 del par LSD de segundo sumando.
102C	AF	XRA A	Borra Acc., Cy, Aux. Cy.
102D	0602	MVI B,02	Sitúa contador de sumas parciales.
102F	1B	DCX D	
1030	1B	DCX D	Apunta D-E a dirección de par LSD, primer sumando
1031	2B	DCX H	
1032	2B	DCX H	Apunta H-L a dirección de par LSD, segundo sumando
1033	1A	LDAX D	Trae a acumulador el contador de dirección en D-E (Par LSD de primer sumando)
1034	8E	ADC M	Sumar + Cy Acumulador + (dirección H-L)
1035	27	DAA	Ajusta el resultado a decimal
1036	12	STAX D	Guarda resultado de suma en dirección de D-E (dirección par LSD primer sumando)
1037	05	DCR B	Decrementa contador
1038	CA3E10	JZ 103E	Si B=0 salta a escribir (bloque 3(c) sino, termina de sumar
103B	C32F10	JMP 102F	Salta a sumar siguiente par
			ESCRIBIR BLOQUE 3(c)
103E	DA5110	JC 1051	Cy = 1 ? (MSD)
1041	1A	LDAX D	Carga en acumuladores el par LSD de la suma

...8

DIRECCION	HEXADECIMAL	MNEMONICO	COMENTARIOS
1042	CDC302	CALL NMOUT	Escríbelo
1045	13	INX D	
1046	13	INX D	Apunta D-E hacia par LSD de suma.
1047	1A	LDAX D	Carguelo en acumulador
1048	CDC302	CALL NMOUT	Escríbelo
104B	CDEE01	CALL CROUT	Cambia renglón
104E	C31013	JMP 1310	SALTA ORIGEN; FIN (espera otro par de sumandos)
	ESCRIBE CARRY		
1051	3E01	MVI A 01	Carry "1" en acumulador
1053	CDC302	CALL NMOUT	Escríbelo
1056	C34110	JMP 1041	

DIAGRAMA DE FLUJO DEL PROGRAMA

"DIVISION DE DOS DIGITOS"



DIVIDIR DOS DIGITOS (programa optimizado)

DIRECCION	HEXADECIMAL	MNEMONICO	COMENTARIOS
1310			BLOQUE "1"
1310	CD1B02	CALL GETCH	Obtención de dividendo "A"
1313	CDF401	CALL ECHO	
1316	CDDA01	CALL CNVBN	
1319	320013	STA 1300	Almacena "A" en dirección 1300
131C	CDEE01	CALL CROUT	Cambia Renglón
131F	CD1B02	CALL GETCH	
1322	CDF401	CALL ECHO	Obtención de divisor "B"
1325	CDDA01	CALL CNVBN	
1328	320113	STA 1301	Almacena "B" en dirección 1301
132B	CDEE01	CALL CROUT	Cambia Renglón
132E			BLOQUE "2"
132E	3A0013	LDA 1300	Poner "A" en Acumulador (R=A)
1331	210113	LXIH 1301	Poner en H-L la dirección de "B"
1334	0600	MV1 B,00	Prepara registro B para almacenar parte entera (E = 0)
1336	96	SUB, M	Realiza R = R - B
1337	FA3E13	JM (133E)	Si R < 0 salta a almacenar "E"
133A	04	INR "B"	Incrementa parte entera (E = E + 1)
133B	C33613	JMP 1336	Salta a restar nuevamente
133E	EB	XCHG	Salva contenido de H-L en D-E
133F	210A13	LXI H, 130A	Carga en H-L dirección de magnitud entera (E)
1342	70	MOV M, B	Guarda E en 130A
1343	EB	XCHG	Restaura en H-L dirección de "B"
1344			BLOQUE "3"
1344	86	ADD M	Restaura el valor del residuo
1345	0E00	MVI C, 00	Prepara registro C para almacenar fracción (F=0)
1347	07	RLC	Realiza; R = R * 10

...10

DIRECCION	HEXADECIMAL	MNEMONICO	COMENTARIOS
1348	320E13	STA 130E	
134B	07	RLC	
134C	07	RLC	
134D	110E13	LXI D, 130E	Realiza; R = R * 10
1350	EB	XCHG	
1351	86	ADD M	
1352	EB	XCHG	Restaura en H-L dirección de "B"
1353	96	SUBM	Realiza; R = R - B
1354	FA5B13	JM 135B	Si R < 0 salta a almacenar "F"
1357	0C	INRC	Realiza F = F + 1
1358	C35313	JMP 1353	Salta restar nuevamente
135B	EB	XCHG	Salva dirección de B
135C	210B13	LXIH, 130B	Carga en H-L dirección de parte fraccionaria (F)
135F	71	MOV M,C	Carga "F" en dirección 130B
1360			BLOQUE "4"
1360	3A0A13	LDA 130A	Carga en acumulador parte entera (E)
1363	CDC302	CALL NMOUT	Escríbelo
1366	OE2E	MVI C, "."	Carga en registro "C" el punto decimal.
1368	CDF401	CALL ECHO	Escribe caracter ASCII
136B	AF	XRA A	Borra acumulador y carry
136C	3A0B13	LDA 130B	Carga en acumulador parte fraccionaria (F)
136F	07	RLC	
1370	07	RLC	Preparación de "F" el cual deberá aparecer inmediatamente después del punto decimal.
1371	07	RLC	
1372	07	RLC	
1373	F60C	ORI OC	En acumulador: F_1 F_2 F_3 F_4, 1 1 0 0
1375	CDC302	CALL NMOUT	Escribe fracción; .F"C"
1378	CDEE01	CALL CROUT	Cambia renglón
137B	C31013	JMP 1310	Salta a realizar otra división.

FIN.

centro de educación continua
división de estudios superiores
facultad de ingeniería, unam

MICROPROCESADORES



MICROPROCESADOR CMP-8
NATIONAL SEMICONDUCTOR

M. EN C. PEDRO S. JOSELEVICH C.

JULIO DE 1976.

Chapter 1

INTRODUCTION

The field of data communications is a natural area for microprocessor applications. Communications requirements are fairly specialized and call for microprocessors with more specific functional characteristics than the general-purpose type of processors in existence today. In most cases, the requirements are related to speed and ease of data handling, and interfaceability with existing communications equipment.

CMP-8 is a high-speed single-chip microprocessor which is oriented to communications types of applications. The internal structure of the processor consists of an 8-bit arithmetic and logic section situated between two buses. Also tied to these buses is a complement of registers including accumulators, index registers, a program counter and a stack pointer. To facilitate the computation of 16-bit addresses, an 8-bit incrementer/decrementer is provided; this unit operates in conjunction with the carry-out of the ALU so that the upper byte of a 16-bit number may be automatically modified. The arithmetic section also includes a separate shifter section and a bit-manipulation unit. Control is provided by a hardwired instruction sequencer that is implemented with a PLA structure on the chip.

Separate output buses are provided on the CMP-8 to allow data and addresses to be set up simultaneously. In addition, two instruction registers are provided, so that consecutive bytes may be fetched from memory in successive cycles. This type of fetch interleaving allows a considerable increase in the instruction throughput rate of the processor. In effect, the time taken to fetch and decode a two-byte instruction is the same as that required to fetch and decode a one-byte instruction. The resulting throughput makes it possible to execute many of the register-type macroinstructions in a single machine cycle.

1.1 FEATURES

A list of features for the CMP-8 microprocessor is provided in table 1-1. Among the more important features are an instruction set comparable to those of high-performance

minicomputers, including a wide variety of addressing schemes; complete, vectored interrupt processing capability with floating interrupt routine pages; sufficient on-chip storage (2 accumulators and 2 holding registers) and the ability to handle 8-bit data transactions at high throughput rates.

FEATURES

- Vectored interrupt
- Interrupt page pointer for flexible service routines
- High speed operation (.8 µs execution time)
- Addressable to 65K bytes of memory
- TTL compatible I/O
- Powerful architecture provides very high data throughput rates
- Autoindex registers for list manipulation
- User flags for control output
- User jump condition input for convenient sensing
- Unlimited subroutine nesting with built-in stack pointer
- Use any speed memory asynchronously, with READY control
- DMA capability
- Resources
    - 8-bit arithmetic and logic unit
    - Two 16-bit index registers (with auto-increment/decrement facility)
    - Four 8-bit registers
    - Separate program counter and address register
    - 16-bit stack pointer
- Addressing modes
    - Absolute
    - Program counter relative
    - Indexed
    - Indirect
    - Immediate
    - Auto-increment/decrement
    - Implied
- Instruction repertoire
    - Data manipulation
    - Arithmetic functions

Test and branch

High speed input/output

Logical operations

Bit comparison and branch

Auto increment/decrement load and store

Increment/decrement

Stack operations

1.2 APPLICATION AREAS

The CMP-8 is aimed primarily at the 8-bit data communications area but is also suitable for a variety of "conventional" microprocessor applications. The following paragraphs highlight some of the most likely communications applications.

There are five main areas where the CMP-8 can be used effectively in data communications systems. These are:

a) Data terminals

b) Message switching

c) Front-end preprocessing

d) Message concentration (line control and processing)

e) Peripheral Controllers.

In all of the above applications, one of the major conveniences that can be provided by a specialized microprocessor is program control over the controller/communication-line interface.

Data Terminal Applications:

There are two categories of data terminals: the intelligent batch terminal for data preprocessing (high speed) and remote operations; and the CRT display terminal (relatively low speed). CMP-8 could be used very effectively as a local controller for such terminals, performing such functions as formatting, character manipulation, controlling the display unit and so on, and the 8-bit format is ideally suited for these functions.

An intelligent terminal's ability to handle data processing and computational tasks is largely determined by the processor and memory units. Word length, cycle speed, and capacity are important memory characteristics. The instruction set, as well as each instruction's execution time, are important measures of a processor's potential. The instruction set of CMP-8 is well suited for these functions. In addition, the CMP-8 microprocessor can be used for executing relatively simple tasks such as recognizing keyboard strokes and converting them into bit sequences, filling up buffers and emptying them in proper sequence, converting data to machine-readable form and so on.

Message Switching:

Message switching refers to the process of interconnecting many terminals in a communication network. Messages to be transmitted from one terminal to another are sent via a switching centre. The switching centre stores the message and then forwards it to the desired destination. With this approach there is no physical circuit interconnection between terminals as in the case of line switching. In line switching, a connection exists between the communicating points for the duration of the message. Better utilization of line facilities is achieved with automatic message switching.

Front-end Preprocessing, Message Concentration and Communicator Control:

These are areas where CMP-8 will find very diverse usage. In a typical teleprocessing arrangement, the three main components are a transmission facility (telephone lines, modems, etc.), a processing system and a terminal. In such a system, the microprocessor will be called upon to perform the following tasks,

- Interface signalling.
- Character synchronization.
- Serial-parallel conversion.
- Connection and - includes dialing, answering, line switching, patching, etc.
- Polling and selecting.
- Terminal control (cursor control, hard-copy printouts, etc.).
- Message assembly - character accumulation, block, record collection, etc.
- Error detection and control.
- Code conversion.
- Data compression/expansion.
- Task-based message routing.
- Network performance monitoring/analysis.
- Terminal testing - limited location of trouble spots.
- Address-based message routing.
- Queuing.
- Format control.

Most of the above mentioned tasks can be done with the CMP-8 with its data I/O structure, control flag outputs and conditional jump sense input.



FIG 2.1 CMP-8 BLOCK DIAGRAM



CMP-8 MINIMUM SYSTEM

10'21/77



CMP-8 HIGH PERFORMANCE SYSTEM

12/copy

AN-702
Application Note

A/D CONVERSION SERIES – Part IV

HIGH SPEED DIGITAL-TO-ANALOG AND ANALOG-TO-DIGITAL TECHNIQUES

Prepared by:
T. W. Henry
Applications Engineering

A brief overview of some of the more popular techniques for accomplishing D/A and A/D techniques. In particular those techniques which lead themselves to high speed conversion.

MOTOROLA Semiconductor Products Inc.

HIGH SPEED DIGITAL-TO-ANALOG AND ANALOG-TO-DIGITAL TECHNIQUES

INTRODUCTION

The world in which we live is truly an analog world. Data taken from anything that is tested or measured will usually appear in analog form and is difficult to handle, process, or store for later use without introducing considerable error. If data is taken frequently from a large number of sources, it will accumulate at such a rate that it becomes a burden and a major problem to the laboratory running the test. A digital computer has the capability of processing such data at rates comparable to those at which it was produced, however, the data must first be converted into a form usable by the digital computer. Then after the digital processing is complete, the digits must be reconverted to analog form to interface with the real world.

Although a pure analog system is capable of better accuracy than an analog-digital system, its accuracy is rarely completely usable because it is presented in a form that cannot be easily read, recorded, or interpreted with high accuracy. Digital data, however, is readily presented in numerical form regardless of the number of bits, and is just as easily manipulated, processed, and stored. Once data is converted into digital form it may be processed mathematically, sorted, analyzed, and used for control much more accurately and rapidly than with the analog data. If data must be "handled" much after it is acquired, it is safer to digitize it because there is little chance of error accumulation in successive manipulation. Further, digital data can be stored in many non-volatile types of memory devices.

The applications of A/D and D/A converters are almost unlimited. As the state-of-the-art of semiconductor technology advances, the cost of these conversion systems will continue to drop, and more system designers will be able to use A/Ds and D/As, which were before economically or physically impractical. A few current uses include space telemetry systems, all digital voltmeters, voice security systems, closed loop process control systems (i.e., chemical plants, steel mills, etc.), in-flight checkout systems (to code the output of sensors so that a small computer on board can process the information), and hybrid computers use both A/D and D/A converters as a means of interfacing analog and digital computers to solve large system simulation problems. The listed applications indicate the versatility and represents only a small portion of the actual uses.

It should be obvious that the A/D converter that controls the ambient temperature of a large supermarket cannot encode the video information from an optical scanner; obviously, the system requirements are as different as night and day. There are many ways of performing A/D and D/A conversion, from very slow, inexpensive techniques to ultra-fast expensive ones. For the rest of this note, only the latter category will be discussed.

Appendix A is a glossary of terms pertaining to the subject of A/D and D/A conversion, and may benefit the reader in understanding the author's interpretation of some key terms.

Appendix B discusses several of the more common digital codes used with A/D and D/A conversion.

HIGH SPEED D/A CONVERTERS

Digital-to-Analog conversion can be accomplished by quite a number of methods. It is not the purpose of this discussion to give an exhaustive description of each type, but merely to mention a few of the more popular techniques and point out where they fit into the more specialized category of high speed D/A converters.

Voltage Output D/As

The output of a D/A converter can be an analog voltage or current. The voltage output types will be discussed first, since they are used most commonly and are easiest to understand.

Figure 1 shows the block diagram of a 3-bit voltage output D/A using weighted resistors and a summing amplifier. The summing resistors of an operational amplifier are weighted in binary fashion and are connected via an electronic switch to the reference or to ground, depending upon the state of each individual digital input. A digital "1" connects the resistor to the reference, and thus adds in its respective binary weighted increment. Although double-throw switches are shown, conceptually it is unnecessary to switch the resistor to ground when not connected to the reference. However, when single pole switches are utilized, the gain of the amplifier varies with the digital input and this affects bandwidth, dc offset, and drift. This variation is eliminated by the more expensive double throw switch.

A significant disadvantage of the simple weighted resistor approach of Figure 1 is that the accuracy and



FIGURE 1 – Voltage Output Weighted Resistor Summing D/A

stability of this type of DAC is dependent upon the absolute accuracy of the resistors and their ability to track each other versus temperature. Since the input resistors all have different values, it is difficult to obtain identical tracking characteristics. Furthermore, since each input resistor's value is twice the preceding one, the absolute values become quite large. For higher resolution DACs it is also difficult, or at least expensive to get good stable resistors at such values. The high impedances, as well as the speed limitations of voltage switches and operation amplifiers, result in the voltage output DAC being relatively slow.

To overcome the problems relating primarily to the resistors, an alternate technique utilizing an R-2R resistive "ladder" network, shown in Figure 2, is generally used. Note, that if one leg of the ladder is connected to the reference by the electronic switch and the remaining are all grounded, a current is produced in the leg which "travels" through the ladder and gets divided by a factor of two at each junction. Thus, the contribution of current



FIGURE 2 – Switched Voltage Source R-2R Ladder D/A

from that leg (e g., bit) at the summing junction is binarily weighted in accordance with the number of junctions through which it has passed. The LSB (least significant bit) is therefore on the left in Figure 2.

One of the most significant advantages of the R-2R ladder approach is that the impedance as seen from the input to the op-amp is constant (equal to R). Hence, bandwidth, etc., do not change with digital setting. Of more significance, however, is the fact that all the resistors are either R or 2R. Note that the accuracy is *not* dependent upon the absolute value of all the Rs, but rather only their differences. Similarly, temperature effects are only significant with respect to how well all the Rs and 2Rs *track* each other, respectively. Since the value of R can be any convenient value (0.1 k to 50 k), ladder networks are a natural for monolithic diffusion or deposition, which further improve their tracking capability. Also, the impedance levels can be kept sufficiently low to minimize bandwidth limitations due to stray capacitance.

Another type of R-2R ladder, voltage output D/A, is shown in Figure 3. This circuit is very similar to the one just described, except equal value current sources are switched into the nodes of the ladder rather than switching the "legs" of the ladder between voltages. Simply network theory will show that the effect of each current, at e_0, is the same as in the previous circuit, hence they are binarily weighted.

For several reasons, currents may be switched much more rapidly than voltages. This gives the current source D/A an increase in speed by at least one order of magnitude. Because of this switched current-source R-2R ladder D/A is one of the types most often used in high speed voltage-output D/As. This technique, because of the R-2R ladder and current switching, lends itself to monolithic fabrication.



FIGURE 3 – Switched Current Source R-2R Ladder

Current Output D/As

This type of D/A can be implemented by generating binarily-weighted currents, preferably from active sources, and summing these on a common bus. Figure 4 shows a block diagram of a D/A using this principle.



FIGURE 4 – Current Output D/A Using Weighted Current Sources

In an actual circuit the switches controlled by the digital word input, would simply be current steering circuits, not on-off switches as shown. Current from a current source would either be steered into the output bus or into another node of the circuit. This type of switching is the fastest method of current switching available; switching speeds of less than a nanosecond are possible with emitter coupled logic (MECL).

The weighted current source D/A technique is also a method that can easily be implemented in monolithic form. It is the opinion of this author that this system offers the best possibility of producing a truly high-speed D/A in monolithic form.

The subject of monolithic fabrication leads us to the circuit shown in Figure 5. At the present time Motorola is producing both a 6-bit and an 8-bit monolithic D/A using this technique (MC1406, MC1408 - see data sheets for complete information). In this type of D/A a constant current, I_L, is injected into an R-2R ladder. Each of the ladder legs are terminated with an equipotential current-steering switch. The state of these switches is dependent upon the digital word input. In one state of the switch the ladder current in each respective leg is steered into the output bus, in the other state the switch steers the ladder current into ground. In this way an analog current is produced proportional to the digital word input. One advantage of this system is that current in all portions of the ladder is constant at all times and not a function of the input digital word. In this way the loss of speed due to the time constant of the ladder is eliminated.

HIGH SPEED A/D CONVERTERS

Analog-to-Digital conversion can be accomplished by a myriad of techniques. However, A/D systems capable of high speed (less than a micro-second conversion time) are limited to a few basic conversion methods.

There are three general categories in which all high speed A/D converters fall. These are Parallel, Serial and Combination. In a parallel conversion technique, all of the bits are converted simultaneously by many circuits in parallel. In a serial type of A/D each bit is converted sequentially one at a time. The third category, combination, is simply a combination of the previous two.

In general the parallel systems are faster and more complex than the serial types. The combination types are simply a compromise between speed and complexity.

The Parallel A/D (Flash)

In the parallel method, all bits of the digital representation are determined simultaneously. It is called the parallel method because of the configuration; a bank of voltage comparators, each responding to a different level of input voltage. This method is also called "Flash" encoding. Figure 6 shows the block diagram.

Characteristic of this configuration, it can be shown that for n-bits of binary information the system requires 2^n-1 comparators, and each comparator determines one LSB level. Until recent advances in the state-of-the-art of integrated circuits, this method was prohibitive if "n" were very large because of the large quantity of comparators required. It is economically more feasible now and should be considered where ultra-high speed con-



FIGURE 5 – Current Output R-2R Ladder D/A



FIGURE 6 – Parallel A/D Block Diagram (Flash)

version is required. As MSI and LSI circuits become more and more common, it is very likely that a semiconductor manufacturer could produce a one chip A/D of 4-6 bits on one monolithic IC. It is the opinion of this author that this is an interim solution at best because the performance of such a device could not match those of the discrete circuits. And there are other techniques, some of which will be discussed later, that suggest more attractive performance specifications per nano-acre than that of the Flash system at lower cost.

One disadvantage of this system is that the output of the comparator bank is not directly usable information. These 2^n-1 outputs must be converted to binary information in some sort of binary code. (For more information on coding, see Appendix B.) For large values of n, the massiveness of the conversion logic not only increases cost and complexity, but requires more successive stages, thus increasing the conversion time.

The parallel converter is essentially asynchronous by the nature of its construction, and can be used effectively in both multiplexing or continuous tracking mode. It should be noted that often times a set of latches and a clock are added to this system to store and up-date the output in a clocked manner. This is done because the output of the Flash system can give erroneous glitches during a change from one value to another.

Specific requirements of the complete system determine the type of comparator needed. With this system since 2^n-1 comparators are used, the total input bias current of the system is one of the comparator's input bias currents multiplied by 2^n-1. This figure can be quite high if "n" is on the order of 6 to 8 bits.

Most comparators and digital logic circuits have a relatively fixed propagation delay. If parts are selected with this feature, the system can be preloaded. This means that a new signal can be injected to the system before the system has had time to completely convert the previous signal. While one signal is propagating through the digital logic a new signal is applied to the comparators. The digital logic operates on this signal while the comparators convert a new signal. This procedure will, in effect, decrease the total conversion time. However, it must be attempted with great care, since timing problems can arise in this sort of configuration.

Tracking Type of A/D

The Tracking A/D derives its name from the fact that the digital output continuously "tracks" the analog input voltage. This type of A/D is usually used in communications systems or some other application where the input is a continuously varying signal.

The Tracking type of A/D is one of several systems that use a Digital-to-Analog converter (D/A) in a feedback path to make an A/D. With this type of converter the accuracy can be no better than the D/A being used, (usually 6-10 bits).

Figure 7 shows the block diagram of the Tracking type A/D. There are two operating modes of the Tracking A/D. The first of these is when the A/D is "locked" on the signal and is "tracking" with it. The system will stay "locked" onto the signal as long as the signal does not increase or decrease in amplitude faster than the A/D system can "track" with it. The other mode of operation occurs when the system is just turned on or the signal has changed amplitude faster than the A/D could follow. When this occurs the system is "out of lock" and the A/D generates a staircase, in the direction of the input signal change, until it again reaches the input voltage and acquires "lock" again. Figure 8 shows the waveform generated by



FIGURE 7 – Tracking Analog To Digital Converter



FIGURE 8 – Tracking Analog To Digital Converter Waveforms

the output of the D/A and the input signal plotted on the same set of axes. This figure shows both the "locked" and "out of lock" conditions.

Conversion time, for this type of A/D is a very nebulous thing. As long as the A/D is "locked" onto the signal, the conversion time is now the time required for the system to acquire lock again. This time will vary, depending on the absolute value difference between the output voltage of the D/A and the input signal. One can see from this that this system would be good if the requirement is to continuously monitor a slowly changing signal. If, however, the input signal varies in steps, as the case of several different signals being multiplexed, this particular system would not be a proper choice.

In operation the D/A generates a voltage output with a possible 2^n discrete step, the value of this voltage being directly proportional to the digital "word" that is on the digital inputs of the D/A. A comparator in the system compares the output of the D/A to the input voltage and gives an output signifying whether the input is above or below the D/A voltage.

Also included in the system is an n-bit up/down counter and a free-running oscillator or clock. The "n" outputs of the up/down counter are connected to the input of the D/A, thus determining its output voltage. The "n" outputs of the counters are also the digital output of the A/D.

The output of the comparator causes the up/down counter to count either up or down, depending on the state of its output. Thus, the output of the D/A will change in discrete steps (depending on the output of the up/down counter) in such a manner that will always tend to decrease the absolute value of the difference between the input voltage and the D/A output. In this condition the system will give a parallel digital output which tracks the input signal's amplitude.

The speed, and hence the conversion time, of the system is dependnet on the settling time of the D/A. With a monolithic D/A, about the best one can expect is 200 to 300-nonoseconds for the system to settle to 8-bit accuracy. If the rest of the system is capable of higher-speeds, then the D/A is the limiting factor in the A/Ds conversion time.

With a D/A settling time of 300-nanoseconds, and allowing another 100-nanoseconds for the response of the comparator, the maximum speed the system can be operated at, for 8-bit accuracy, is approximately 400-nanoseconds. Therefore, this system can give a conversion, while it is in lock, in 500 nanoseconds. This is quite fast for a serial type of converter.

The problem with this system, however, is the time it takes the A/D to reacquire lock once the signal is lost. In the absolute worst case, it could take 2^n clock pulses! This is very poor indeed. In order to prevent this condition in operation, the slew rate of the input signal must be limited.

In most applications, the operational characteristics of the Tracking A/D are undesirable. However, there are applications where its "unique" features are not detrimental and in these cases the Tracking type of A/D can be a very powerful, economical system.

Motorola will soon offer a new IC which is useful in implementing the Tracking A/D converter technique. The type MC1507L contains a high-speed op amp and a dual threshold comparator with separate UP and DOWN outputs. Both thresholds may be adjusted simultaneously by varying a reference voltage input.

Combining the MC1507 with either a MC1506L or MC1508L-8 D/A Converter and a pair of UP/DOWN counters produces a relatively inexpensive tracking converter. The MC1507 data sheet also shows a method of speeding up the clock to hasten the conversion time under the conditions when the system gets out of lock. This option requires use of a second MC1507 function block.

Successive Approximation A/D

The Successive Approximation (S/A) type of A/D is a serial system which uses a D/A in a feedback loop. It is relatively slow compared to other types of high speed A/Ds, but its low cost, ease of construction, and system operational features more than make up for its lack of speed in many applications. It is by far the most widely used A/D system in use today.

Figure 9 shows the block diagram of the system. In operation, the system enables the bits of the D/A one at a time, starting with the most significant bit (MSB). As each bit is enabled, the comparator gives an output



FIGURE 9 – Successive Approximation Block Diagram

signifying that the input signal is greater or less in amplitude than the output of the D/A. If the D/A output is greater than the input signal, the bit is "reset" or turned off. The system does this with the MSB first, then the next most significant bit, then the next, etc. After all the bits of the D/A have been tried, the conversion cycle is complete. At this time, another conversion cycle is started The operation of the system can easily be understood by referring to Figure 10. This cartoon shows the system in actual operation.



FIGURE 10 – Successive Approximation

At the start of the conversion cycle, the MSB of the D/A is enabled, presenting a voltage to the comparator of half-scale or $V_{ref}/2$. The comparator makes a decision as to which of its two inputs are greater and gives the appropriate output, a high if V_{in} is the greater and a low if the D/A output voltage is the largest. The S/A storage register then turns off the MSB if the comparator is low. This process is repeated sequentially for each bit of the system.

In the example of Figure 10, we see the MSB was enabled and was less than V_{in}. Therefore, the MSB was left and the second MSB was enabled. When the second MSB, or $V_{ref}/4$, was added to the magnitude of $V_{ref}/2$, the sum was greater than V_{in}. Therefore, the second MSB, $V_{ref}/4$, was disabled (as shown in the cartoon). Next, the third MSB was tried and the sum was less than V_{in} so that the bit was left high. At the present time, the storage register is turning on the fourth MSB, or $V_{ref}/16$. We see that the sum will surpass V_{in} and the comparator is getting ready to "disable" the fourth MSB. In this example, we have only shown four bits, but the operation can be extended to as many as desired. After the conversion cycle has completed the address of the D/A is the parallel binary word output of the A/D.

The serial output of the system is taken from the output of the comparator. While the system is in the conversion cycle, the comparator output will be either low or high, corresponding to the digital state of the respective bit. In this way, the Successive Approximation A/D gives a serial output during conversion and a parallel output between conversion cycles.

Speed and accuracy of this type of A/D are directly dependent upon the D/A specifications. Typical S/A systems will convert in 200 to 500-ns/bit and have bit accuracies of 6-12 bits. As stated earlier, the S/A system is a very popular type of A/D. The modular and hybrid producers use this system extensively, and it is available in modular form from many sources.

During the discussion of the S/A system, and on the block diagram, reference was made to a Successive Approximation storage register. This block can be an MSI integrated circuit which performs all of the digital logic and storage functions for the S/A type of A/D.

With the availability of the MIS storage registers and the advent of the low cost, monolithic D/As, the S/A system is becoming an even more attractive system. The S/A gives the best combination of speed and accuracy per unit cost of any A/D available.

Parallel Ripple A/D

The Parallel Ripple A/D technique was developed to decrease the amount of hardware required to implement the standard Parallel converter without increasing the conversion time drastically. The system sacrifices some speed in return for a considerable reduction in cost and complexity.

Figure 11 shows the block diagram of the Parallel Ripple type of A/D. Basically, the system consists of two each, m-bit Parallel converters, and an m-bit D/A. The total system has an n-bit output, where n = 2m. In this system both the parallel converters and the D/A-subtraction circuits must be n-bit accurate!

In operation, the A/D converts the first m-bits of the output by the standard flash technique. As in most A/D systems, the output of the first m-bit Flash encoder is a digital word representing the largest number of discrete quantums that does not exceed the input signal.

The output of the first Parallel converter is used not only as the first m-bits of the output word, but is also used to address the D/A in the analog subtraction section. The output of the D/A gives a voltage output that is equal to the highest discrete level that does not exceed the input



FIGURE 11 – Block Diagram of Parallel Ripple A/D

signal This voltage is subtracted, by analog means, from the input signal. The remainder is then fed to another m-bit Flash encoder which converts the remaining m-bits of the system. In an actual system, either the thresholds of the second set of 2^m-1 comparators must be scaled down by a factor of 2^m, or the remainder signal must be amplified by 2^m

As can easily be seen, the time required to complete a conversion is the sum of:

1. Time required for first m-bit conversion
2. Time for D/A to settle to required accuracy
3. Time to complete analog subtraction
4. Time required for second m-bit conversion

Since the first m-bits arrive at the output ahead of the second, and the system uses the Parallel technique, the name of Parallel Ripple was coined

As stated earlier, at the present time no one is producing a monolithic A/D of any type However, this scheme, and the other types of A/Ds about to be described, offer the possibility of monolithic fabrication of an A/D system. With present technology the system would probably have to be divided into several parts, each of which could be integrated. As the capabilities of the manufacturers continue to increase, a one chip, high speed A/D becomes more and more feasible.

VTF A/D System

The Variable Threshold Flash A/D converter is a clockless, non-synchronous type of A/D which gives a binary output, requires only one comparator per bit, and needs no decoding of the comparator outputs

Primarily, the advantage of the VTF system over other types of A/Ds is the capability of high speed conversion coupled with low parts count and low cost. Also, the unique method that the system uses for conversion gives it added versatility. More will be said about this later. In addition to the above, the VTF type of A/D lends itself to monolithic fabrication.

Basically the VTF system is a "flash" approach with the addition of feedback. The addition of the feedback reduces the number of comparators required for an n-bit system from 2^n-1 to n Like the flash method, n comparators have their thresholds initially set at the binary weightings of the reference voltage That is, the threshold of the MSB is set at $V_{ref}/2$; the threshold of the second MSB is set at $V_{ref}/4$, etc.* (See AN-471).

In VTF operation, however, the comparator threshold voltages are changed at appropriate times and in such manner that their outputs are made to count in the proper code. Note that the VTF system may be set up to count standard "binary", Grey code, BCD or several other codings.

Figure 12 shows a block diagram of a 3-bit A/D using the VTF principle Operation of the system may be easily understood if we look at each of the threshold determining circuits as a D/A converter. Note that only a one-bit D/A is needed for the MSB, a two-bit D/A is required for the second MSB, a three-bit for the third MSB, etc. The reason for this is shown in Figures 13(a) and 13(b). Figure 13(a)



FIGURE 12 – Block Diagram of Variable Threshold Flash



#	A	B	C
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

FIGURE 13 – VTF Threshold Levels

lists all of the possible states of a three-bit binary code. Figure 13(b) shows the level where each respective bit is high; the shaded areas representing the input voltage range for which the bit is high and the non-shaded areas the range of a low state.

It can be seen that there are 2^n separate areas for each bit, counting both shaded and non-shaded areas, where "n" is the bit number starting with the MSB as 1. An n bit D/A has 2^n possible output levels. Therefore, the system requires an n-bit D/A for bit number "n". This can be generalized to any number of bits.

Figure 13(b) shows that the first (lowest) transition of bit number n, occurs at the level of $V_{ref}/2^n$. Therefore, the lowest value of the comparator threshold for the bit is $V_{ref}/2^n$. This corresponds to the level out of the D/A with the least significant bit energized. For this reason the LSB of each D/A is always left on.

Using the above rules, the MSB uses a 1-bit D/A which is always on This gives, in effect, a constant voltage equal to $V_{ref}/2$ as the threshold voltage of the MSB comparator. As can be seen in Figures 12 and 13, the threshold of the MSB does not change.

The second most significant bit uses a 2-bit D/A, (no pun intended). The LSB of this D/A is always on, giving a threshold of $V_{ref}/4$ to the second MSB comparator. The

other input of the D/A is connected to the output of the MSB comparator. The other input of the D/A is connected to the output of the MSB comparator. This means that the threshold of the second MSB comparator will have two possible values, $V_{ref}/4$ and $3V_{ref}/4$.

The third MSB uses a 3-bit D/A with the LSB always high. This gives nominal threshold for the third MSB of $V_{ref}/8$. The two other inputs of the D/A give a combination of three additional possible states of the third MSB comparator's threshold, giving a total of four states – $V_{ref}/8$, $2V_{ref}/8$, $5V_{ref}/8$ and $7V_{ref}/8$.

This process may be extended to as many bits as desired. Note that the addition of more bits to the system in-

This process may be extended to as many bits as desired. Note that the addition of more bits to the system increases the complexity of the additional bits only. The MSB is the same for a one-bit system as a ten-bit system. The second is identical in a two-bit as an n-bit, etc.

As an example of how the system operates, let us assume that the circuit of Figure 12 is in a steady condition with a zero volts on the input. The circuit is set up with a full scale of 8-volts. This gives the LSB a value of 1 volt. At time t_1 a step input is initiated of 5.0-volts. Figure 14(a) through (f) show the waveforms of the system as it "converts" the step input voltage to the digital word (101) output.

For the purposes of this discussion, the propagation times of the comparators, t_c, are all equal. Also, the settling times of the D/As, $t_{d/A}$, are identical and equal to t_c.

Figure 14(a) shows the threshold of the MSB comparator and the input voltage, V_{in}. The output of the MSB is shown in Figure 14(b). Figures 14(c) and (d) and



FIGURE 14 – VTF Waveforms

14(e) and (f) show the same points for each of the other two bits respectively.

From time t_0 to t_1 the input voltage to the system V_{in} is zero volts. The threshold of the comparators are at their lowest states, namely, 4, 2, and 1-volt respectively. As the input voltage is below all of the thresholds the outputs of the comparators are all low.

At time, t_1, the input voltage is stepped to 5.0-volts. The input being greater than each of the respective threshold voltages, causes all of the outputs to go high. Therefore at time, $t_1 + t_{c1}$, all of the bits are high. The output of the MSB is one input to each of the D/As on the two least significant bits. Also, the output of the second MSB is one input of the LSB's D/A. These voltages on the D/A inputs cause the threshold of the second MSB to go to six volts and the LSB threshold to go to seven volts. At time, $t_1 + t_c + t_{d/A}$, the thresholds of the two least significant bits are at 6 and 7-volts respectively.

Since at this time the input voltage is less than the 2nd MSB's comparator and LSB's thresholds, both of the two least significant bits of the A/D go to a low. Because the output of the second MSB is an input to the LSB's D/A, the threshold of the LSB again changes. At time, $t_1 + t_{c1} + t_{d/A1} + t_{c2} + t_{d/A2}$ the threshold of the LSB is at 5.0-volts. As 5.0 is less than the 5.1-volts input, the output of the LSB goes high. The conversion is complete at time $t_1 + t_{c1} + t_{d/A1} + t_{c2} + t_{d/A2} + t_{c3}$. Thus, at this time, the data on the outputs of the comparators is the digital representation of the input voltage.

The data at the output of the MSB is valid one comparator delay after the input has been applied. The reason for this is the fact that the threshold of the MBS never changes.

The threshold of the second MSB is dependent on the state of the MSB. Therefore, the threshold voltage of the second MSB cannot be assumed to be accurate until one D/A settling time after the MSB reaches its final state. The output of the second MSB requires one comparator delay in addition to this. Because of this, the output of the second MSB cannot be guaranteed to be valid until two comparator delays and one D/A settling time after the input has been applied.

This process can be repeated through all of the stages of an n-bit system, giving a time necessary to guarantee the accuracy of a given bit. It is, however, easy to generalize the process by the formula

$$t = nt_c + (n-1)\, t_{d/A} \qquad (1)$$

where n is the bit number, t_c is the propagation delay time of a comparator and $t_{d/A}$ is the settling time of a D/A.

Because of the above phenomenon in operation the VTF A/D system converts the most significant bit first then the second, etc. This means that if the output were taken before the A/D had completely converted the answer, the error would be in the least significant bits only. This appears as error and rolls off the amplitude of the signal output so that it appears as though the system were bandwidth limited. This means that the converter can give useful information before the A/D system has had

time to guarantee a complete conversion. Most A/D converters of this speed capability will give a completely unpredictable answer if the output is taken before the system has completely converted.

It should be noted here that the VTF A/D does not always require the time given by equation (1). The system can give the correct answer in as little as one comparator delay. The time required to give the complete conversion is a function of the amount of change of V_{in} since the last conversion. For example, if V_{in} only changes 1 LSB, the worst-case conversion time is two comparator delays and one D/A settling time.

The system as described here is a clockless, non-synchronous type of A/D. In this type of system, the converter output follows the input and the output can go through false states during the conversion. If desired, the VTF A/D system could be made into a completely synchronous, clocked type of system by adding digital delay circuits plus an analog delay time.

Synchronous VTF A/D System

Figure 15 shows the VTF system in a clock synchronous configuration. This circuit is identical to the one described earlier and shown in Figure 12, except for the addition of the D-type flip-flops and the analog delay lines. The advantages of this system is that after an initial n-clock period propagation delay, the output of the A/D gives a complete conversion every clock pulse thereafter. The only requirements being that the delay of the analog delay line must be equal to the clock period, and that period must be greater than the sum of one comparator delay and one D/A settling time.

The purpose of the analog and digital delay circuits is to allow the more significant bits to make another comparison before the least significant bits have completely converted. For example, let us assume the circuit is setting at zero and a signal input is applied as a step function. The value of the step input changes every clock period to a new value. This waveform is shown in Figure 16(b).

As described in the non-synchronous system, the MSB comparator output is valid after one comparator delay. This output is fed to all of the successive stages to change the other bit's respective thresholds. In the non-synchronous system the input signal must remain constant until the system has had time to complete the conversion. However, in the synchronous system the output is stored in a flip-flop and the output of the flip-flop is fed to the successive stages. This allows the MSB to give a new output without waiting for the rest of the system to complete the conversion.

This process is repeated through all of the stages of the A/D. In this manner the A/D can, after an initial n-clock period delay, give a complete conversion every clock period.

Figures (a) through (n) show waveforms of the system in operation. The delays are shown and one can see how the system gives a complete conversion every clock period.

As can be seen from the block diagrams of the systems and the above discussion, the VTF technique gives the simplest, lowest cost, and lowest parts count, high speed A/D that can be built with today's technology. Also, the



FIGURE 15 – Block Diagram of Synchronous VTF



FIGURE 16 – MSB Waveforms For Synchronous VTF

fact that the VTI A/D can be built in monolithic form could give the system an added benefit to the user who desired to fabricate a high-speed A/D.

A 6-bit A/D using the non-synchronous system has been constructed at Motorola's Application Facility. Using MECL III Comparators and discrete part D/As, a worst-case conversion time of 60 nanoseconds was achieved. It is not unreasonable to expect the synchronous system to give an 8-bit conversion in 15 ns, at a cost of less than $250!

APPENDIX A
GLOSSARY OF ANALOG-TO-DIGITAL CONVERSION TERMINOLOGY

The terminology used in the literature pertaining to analog-to-digital conversion can be somewhat confusing to one that has not worked in this area. The following is a list of some of the terms and the author's interpretation of their meaning that may be useful in reading this report and other papers on this subject.

CONVERSION TIME

In general, conversion time is that interval required for the converter to generate a digital representation of the input voltage. For programmed converters, conversion time is the elapsed time between a command to perform a conversion, and the appearance at the converter output of the complete digital representation of the input voltage. For continuous tracking encoders, conversion time is the interval between a significant change occurring at the input, and that point at which the output settles to its new value. If an amplifier is used to drive the converter, the settling time of the amplifier is also to be included in the conversion time.

CONVERSION RATE

Conversion rate is a measure of the frequency at which conversions are made. It must take into account not only the conversion time, but recovery time as well, and will usually be less than the reciprocal of conversion time.

BIT-PERIOD

The bit-period is determined by dividing the conversion time by the number of bits employed in the conversion. A bit-period of less than two microseconds per bit is generally considered to be high speed operation.

ENCODER

An encoder is an analog-to-digital (A/D) converter. It is also referred to as a digitizer, or as a quantizer.

DECODER

A decoder is a digital-to-analog (D/A) converter. (More commonly a monolithic D/A converter.)

AMPLIFIER SETTLING TIME

Amplifier settling time is the interval required for the output of an amplifier to become stable after the application of a step-function input. An output is considered stable when it has recovered from its transient response to such a degree that its output approaches its steady state value within plus or minus one least significant bit (LSB). Total settling time may include sample and hold time, multiplexing time, converter settling time, plus the actual conversion time. Conversion time specifications must be read carefully as some may include all, and others only part of the above mentioned.

Note that in a 15-bit system, the RC time constants must be multiplied by at least 12 before the settling time error can be ignored. With each time constant period, the error decreases about 36%. After ten time constants, an exponential voltage is 0.005% away from the full value.

APERTURE

Aperture is the amount of uncertainty about the exact time when the encoder input was at the value represented by a given output code. In general, the aperture is equal to the conversion time. However, with the use of a sample-and-hold circuit as an input network, the aperture can be reduced, since more information is known about when the input sample was obtained relative to the timing of the output result.

QUANTUM LEVEL

In an n-bit encoder there are exactly 2^n different states. If the analog reference voltage is divided into 2^n parts then one part represents a quantum of voltage. The reference voltage is quantized into 2^n quantum levels where each quantum level is represented by one of the 2^n binary states in an n-bit quantizer.

The error of quantization is a function of the number of bits in the converter. An A/D converter is normally adjusted for the center of each of the binary weighted steps; hence, the error of quantization is at most one-half of a significant bit (1/2 LSB).

RESOLUTION

Resolution is the ability of the converter to distinguish between adjacent values of the quantity being measured. Normally the resolution would be considered to be limited only by the number of bits carried. In practice, however, the ultimate resolution of a given design is limited by the noise in the various analog and switching circuits, and by the linearity and monotonicity of the converter. Specifications for the resolution of a converter should be compatible with the number of bits and vice-versa, otherwise the specification would imply that the readings convey a higher degree of resolution than could actually exist.

ACCURACY

Accuracy must include all of the sources of errors (quantization, non-linearity, noise, and short term drift). Relative accuracy is often defined as the deviation from a straight line passing through zero and the nominal full scale value (very similar to linearity). A typical accuracy specification might be 0.05% ± 1/2 LSB at +25°C.

Long term stability, not included in the accuracy specification, defines the additional error introduced because of component aging. It is measured over a period of time (generally one to three months) at a fixed ambient temperature. A typical long term stability specification might be ±0.005%/90 days at +25°C.

PRECISION

Precision relates to the repeatability of successive measurements. Precision is limited in practice by noise and a small but finite quantization error that always exists in some "dead band" at each successive numerical value. When the unknown analog voltage lies within any of the dead bands around each of the possible values, the repeatability can never be greater than plus or minus one least-significant-bit. One measure of the quality of the high speed analog-to-digital converter is the ratio of the dead band to the full quantization level for each value across the entire range.

MONOTONICITY

Monotonicity relates to an increasing output for every increasing value of input voltage. Another way of saying this is that the derivative of the output with respect to the input is always positive. A converter must be capable of producing every coded value within the input range defined. The accuracy of the various resistors in the digital-to-analog converter ladder network and the offset voltage in the switching electronics must be minimized, so that the sum of the errors for any given number of successive lesser significant bits is less than the error produced by the next most significant bit, otherwise, it would be possible to force non-uniform spacing of the quantum levels and miss some of the output codes altogether. Absolute requirements for monotonicity are that all codes are obtainable and that the quantization level of each code be within one-half of one least-significant-bit of the ideal, linear-related quantization level.

LINEARITY

Linearity is a measure of the deviation from a straight line of a plot of the input-output ratio of an analog-to-digital converter over its operating range and is usually expressed in a percent of full scale.

STABILITY

The factor of stability simply relates to the ability of the converter to maintain the characteristics (relative accuracy, resolution, precision, etc.) over a defined operating interval. Lack of stability occurs primarily for two reasons: drift in the voltage reference and the resistors, and drift in the conversion switching networks.

CONVERSION ERROR

The discrepancy between the actual output of an analog-to-digital converter and the exact digital representation of the quantity being measured at the instant of measurement is conversion error. It is generally one-half of the value represented by the least-significant-bit.

INPUT IMPEDANCE

The input impedance of the converter system is the amount of load that the ADC represents to its source, the quantity being measured. A typical comparator with a 50 MΩ input resistance will load a source resistance of 1 kΩ sufficiently to introduce an error of 0.002%.

SYSTEM TEMPERATURE COEFFICIENT

The system temperature coefficient in the worst case is the sum of the contributions of each of the component temperature coefficients. One must be careful in reading A/D converter specifications to avoid being misled by the "RMS-trick". RMS calculations are good when a large number of terms are included, but are not valid when only a few elements are present. Consider the following as an example of this mis-specification:

Voltage Reference TC = 0.0006%/°C
Voltage Comparator TC = 0.0005%/°C
Ladder Resistor TC = 0.0003%/°C

Algebraic Total = 0.0014%/°C

$(\text{rms total})^2 = (0.006)^2 + (0.005)^2 + (0.003)^2$
$= 0.00000070$

rms total 0.0008%/°C

The RMS total is obviously a misleading specification when the algebraic total could quite possibly occur since the probability that a few things could occur simultaneously is not too small.

APPENDIX B
CODES AND NUMBERING SYSTEMS USED IN A/D AND D/A CONVERSION

Several computational codes or number systems are used in data handling machines, the majority of which may be categorized as positional notations. Positional notation implies that any integar may be represented by the sum of a number of digits, weighted in value according to their position in the notation.

Using this notation, it is possible to express any integer (A) as

$$A = a_n B^n + a_{n-1} B^{n-1} + \ldots + a_0 B^0 \quad (1)$$

where B is the base or radix of the number system, and a_n is an integer number. A fractional number may likewise be expressed in the form of equation 1 by using negative exponential powers. The three commonly used bases are 10 (decimal system), 8 (octal system), and 2 (binary system).

One of the basic requirements of all positional notations is that the base of the code equal the total number of digit symbols, all possible values of a_n, used to represent the coded numbers. a_n is a digit between 0 and (B-1), where again B is the radix of the number system.

Decimal

The decimal system uses 10 symbols (0, 1, 2, 3, ..., 8, 9); therefore, from our previous discussion the base of the decimal system is 10, and any integer (A) can be represented as

$$A = a_n 10^n + a_{n-1} 10^{n-1} + a_{n-2} 10^{n-2} + \ldots + a_0 10^0 \quad (2)$$

Where a_i is an integer between and including 0 and 9. As an example, the number 15 to the base 10, which symbolically is $(15)_{10}$, is represented as shown below.

$$(15)_{10} = 1 \times 10^1 + 5 \times 10^0 \quad (3)$$

Because of its early development and its natural association to man (i.e., 10 fingers, 10 toes), the decimal system is universally used for human computation. However, when the decimal system is used for notational purposes in high speed data systems, it becomes clumsy, inconvenient, and very inefficient.

Using the decimal system, electronic circuitry would be required to accurately represent ten different states corresponding to the ten digit symbols. Circuitry of this type is currently unavailable. However, many methods now exist for representing two independent states electrically.

Binary

The binary number system was developed to take advantage of the convenience of the 2-state concept which was just discussed. This system uses the number base 2 which means that only two digits (0 and 1) can be used to represent all coded numbers (a_i's). As an example, the number $(15)_{10}$ represented in base-2 notation is

$$(15)_{10} = 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = (1111)_2 \quad (4)$$

This illustrates that the binary code sacrifices length of notation for simplicity of digital symbolism.

When the machine language is completely binary, communication between man and machine is frequently impossible and at very best, messy. To overcome this problem a coding system is needed which combines the ease of machine computation of the binary system with the familiarity of the decimal system. A coding technique that combines these features into one code is the binary-coded decimal (BCD) system which uses an arbitrary four-digit binary code to represent each of the decimal digits (0 through 9).

Binary-Coded Decimal

One specific binary-coded decimal code is formed by using the binary representations of the decimal numbers 0 through 9. This is commonly called the 8-4-2-1 code. The first 16 decimal numbers and their representations in the binary and binary-coded decimal system are shown in columns one through three in Table I, included at the end of this appendix. Using the binary-coded decimal code, the decimal number 715 is written as

7 1 5
0111 0001 0101 (5)

or

$$(715)_{10} = (011100010101)_{BCD} \quad (6)$$

To convert from binary-coded decimal (BCD) to decimal numbers, one has only to make the coded number into four digit sections, starting with the least significant digit and proceeding to the left, and then apply the definition of the binary numbers 0 through 9 to each section.

Gray

One binary-coded decimal code which finds wide application in analog-to-digital converters is the unit-distance code (also called the Gray Code, after its inventor, and also commonly called the "cyclic" or the "Reflected Binary Code".

The Gray Code has the unique property that its states are a unit-distance apart. That is in going from any decimal number (i.e., 11) to any adjacent decimal number (10 or 12) only one binary digit will change value. The fourth column of Table I illustrates the Gray code representations for the decimal number 0 through 15.

As a matter of general information, the generating equation for the magnitude of each one (1) in the Gray code is

$$\sum_{j=0}^{j=n} 2^j \qquad (7)$$

where n represents the digit column in which the one (1) appears. The most significant one (1) has a positive sign and each of the succeeding ones (1's) to the right will have an alternate sign. As an illustration, consider the Gray-coded number 1110.

$$(1110)_G = \sum_{j=0}^{3} 2^j - \sum_{j=0}^{2} 2^j + \sum_{j=0}^{1} 2^j$$

$$= 2^0 + 2^1 + 2^2 + 2^3 - 2^0 - 2^1 - 2^2 + 2^0 + 2^1$$

$$= 2^3 + 2^0 + 2^1 = (11)_{10} \qquad (8)$$

TABLE I

The Binary, Binary-Coded Decimal, and Gray Code Equivalents of the First 16 Decimal Numbers

Decimal	Binary	Binary Coded Decimal	Gray Code
0	0000	0000 0000	0000
1	0001	0000 0001	0001
2	0010	0000 0010	0011
3	0011	0000 0011	0010
4	0100	0000 0100	0110
5	0101	0000 0101	0111
6	0110	0000 0110	0101
7	0111	0000 0111	0100
8	1000	0000 1000	1100
9	1001	0000 1001	1101
10	1010	0001 0000	1111
11	1011	0001 0001	1110
12	1100	0001 0010	1010
13	1101	0001 0011	1011
14	1110	0001 0100	1001
15	1111	0001 0101	1000

Hence, the Gray code for the decimal 11 is 1110. The Gray code for the decimal 12 is 1010. Only the second most significant digit (bit) changes between the successive numbers (11 and 12) allowing no ambiguity to exist in the digital readout. The point is of reasonable significance when decoding is required and erroneous spikes cannot be tolerated.

REFERENCES:

1. Susskind, A.K., Notes on Analog-Digital Conversion Techniques (John Wiley Book Company, New York, 1957).
2. Freeman, J., "Ladder Networks Are Easy to Design," Electronic Design (July 5, 1967).
3. Renschler, E., "Design of An Integrated Circuit Analog-to-Digital Conversion System," Dept. of Electrical Engineering, Arizona State University, and Motorola Semiconductor Products Division, Phoenix, Arizona, April 1, 1968.
4. Schmid, H., "D/A Conversion", Electronic Design (October 24, 1968).
5. Digital Logic Handbook, Digital Equipment Corporation, Maynard, Massachusetts, Part 5, Chapters 1 thru 6 (1967).

A/D & D/A CONVERTERS IN SYSTEM DESIGN

Analogic Corporation
Wakefield, Mass.

The tremendous growth of the minicomputer field during the past few years has significantly increased the need for A/D converters and data acquisition systems. This year alone there will be about 20,000 to 40,000 minicomputer systems installed around the world, with an expected increase of about 25 percent per year for the foreseeable future. About 15 to 20 percent of these systems are utilized in applications which require either analog or digital-to-analog converters to communicate between the real world, which is analog in nature, and the computer world, which is digital in nature.

During the past five or six years significant advances have been made in the ability to manufacture reliable conversion equipment at increasingly lower costs and smaller sizes. Interestingly enough, the technical performance of the available equipment has not changed significantly. Just about every type of equipment available today was also available in the 1950's; however, the unit price, size, and power requirements have changed dramatically. The major reason for the change, of course, is due to the breakthroughs achieved by the semiconductor industry in bipolar and CMOS technology.

As the usage volume of conversion equipment increases, it becomes increasingly important for the converter manufacturer to provide hardware that solves more and more of the instrumentation problems that are normally encountered in data translation equipment. The more the user of conversion equipment knows, of course, the better off he is. However, it is much more important that he knows how to apply the equipment properly and how the specifications for the devices affect the fidelity of the data that is generated.

The detail knowledge that is necessary, of course, is dependent upon the completeness of the system that he purchases. There are several levels of equipment complexity available functional components – such as quad-current switches, resistor networks, comparators, programmers, etc. This class of user must keep his knowledge of components at the state of the art and must be able to purchase components for the converters at the many thousands per year level in order to have an economical design. He also must be willing to change his design about every 12 to 18 months in order to maintain an economical product. His problems of design knowledge, economics, and component reliability are problems not much different from those of the companies in the business of manufacturing A/D converters.

The medium-size user may require in the neighborhood of 50 to 500 equipments per year. Generally, the most economical approach for this class of user is to purchase a collection of individual functional modules — such as multiplexers, sample & holds, and analog-to-digital converters, or to purchase subsystem modules that contain the above-mentioned functions in one small package. This user can readily update his products with newer modules as they become available. In general, the modules are designed to fit within the enclosure of the user's product. If the individual functional modular approach is taken, the user must be wary of all specifications for the modules, including those that may not show up on the data sheets. If he mixes and matches modules from various manufacturers, he must be very careful of interfacing compatibility.

The small user of conversion equipment (1 to 50 per year) in addition to the options available to the medium-size user can take advantage of complete, pre-packaged conversion equipment that is rack mountable. In this approach, the manufacturer of the conversion equipment has removed from the user the headache of interfacing and packaging of the modules, and thus provides to the user an easily obtained low-cost solution to his conversion problem.

The attached block diagrams can aid the data conversion systems designer in avoiding ground loops when connecting the A/D converter to the power supply and to properly wire a pseudo-differential input when multiplexing. The charts of static and dynamic error sources can be used to construct an "Error Budget" to justify using a converter for a specific application. These errors do not necessarily add arithmetically in any particular converter and some may cancel others.

The sample and hold chart illustrates the definition of acquisition time and aperture time for sample and hold amplifiers. The plot of "Voltage Memory on Capacitor" shows the effect of dielectric absorption for a selected group of dielectric materials used in the "hold" capacitors of sample and hold modules. The best sample and holds use polystyrene capacitors.



IF.....

I_{5V} = 300 mA

6" OF .030" PC CONNECTION ANALOG RETURN TO PWR SUPPLY

$R_{COPPER} = 50 \times 10^{-3}$ ohms

THEN.....

IR = 15 mV

IMPROPER SIGNAL GROUNDING



PROPER SIGNAL GROUNDING



PSEUDO–DIFFERENTIAL INPUTS





QUANTIZING ERROR

QUANTIZING ERROR IS THE IRREDUCIBLE ERROR FOUND IN ANY DEVICE THAT PRODUCES DISCRETE OUTPUT FROM A NON–DISCRETE INPUT.

THE PEAK ERROR IS EQUAL TO $\pm 1/2$ LSB. THE RMS VALUE OF THE ERROR IS $\frac{1}{2\sqrt{3}}$ LSB.





ADC WITH OFFSET

OFFSET ERROR CAUSES A TRANSLATION OF THE TRANSFER FUNCTION OF A DEVICE. IT HAS THE SAME SIGN AND MAGNITUDE THROUGHOUT THE RANGE.



ERROR CURVE



RANGE ERROR CAUSES A ROTATION OF THE TRANSFER FUNCTION, PIVOTED ABOUT THE ZERO INPUT POINT. THE MAGNITUDE OF THE RANGE ERROR IS PROPORTIONAL TO THE INPUT VOLTAGE RELATIVE TO ZERO INPUT.

ADC WITH RANGE ERROR





ADC WITH LINEARITY ERROR

Relative Accuracy (Integral Linearity)

Relative accuracy is a measure of the linearity of the input-to-output characteristics of a device. For an A/D converter, relative accuracy is measured by determining the voltage which giv the center of each code. For a D/A converter the actual outpu voltage for each input code is measured. The device is usually rated by taking the maximum deviation from the best straight line drawn through the measured voltage points, and expressing this deviation as a percent of full scale range. Since, in a converter, non-linearities can be produced by dynamic errors as well as static errors, the relative accuracy should be specified at some given conversion time. Linearity errors generally cannot be compensated in the field.

Differential Linearity

Differential Linearity is a measure of the non-uniformity of step outputs of those devices, such as A/D and D/A converters that exhibit discrete outputs resulting from non-discrete inputs The theoretical width of a bit is equal to

$$\frac{FSR}{2^n-1}$$ where n = total number of bits

Differential linearity error is determined by measuring actual bi widths throughout the full scale range and expressing the maxi mum deviation from the theoretical as a percentage (or fractior of the theoretical bit width.

For a converter to have no missing codes, the differential linear ity error must be less than 100% or 1 bit.

Monotonicity

Monotonicity is a measure of the ability of a converter to exhibit its codes in the appropriate sequence. A positive increment of input voltage should cause the digital output code to be greater than, or equal to, the previous digital output code. Conversely, a negative increment of input voltage should produce a digital output code which is less than, or equal to, the previous code

Missing Codes

Missing codes can be produced when Integral Linearity exceeds ± 1/2 LSB.

Missing codes can be caused by ladder network being improperly calibrated such that a bit is "too light".

Missing codes can also be caused by dynamic errors when comparator makes its decision before everything is settled out.



IDEAL D/A CONVERTER

3 BITS



IDEAL D/A CONVERTER

3 BITS



A/D ERROR FUNCTION

QUANTIZING ERROR

±1/2 LSB



Transfer Characteristic DAC with Bit 1 (MSB) "LIGHT" by 1-1/2 Bits.

1-1/2 bit error from ideal transfer gives 1-1/2 bit linearity error. If gain increased, by 1-1/2 bits, max linearity will be ±3/4 bit. This D/A is non-monotonic.



Transfer Characteristic A6D with Bit 1 (MSB) "LIGHT" by 1-1/2 bits.

This A/D is monotonic, but it exhibits a missing state (011). Gives 2-code max error. Increasing gain by 1-1/2 bits will split maximum error to ±1 code, but will not return the missing state.



A/D ERROR FUNCTION

2-code error (1/2 bit due to quantizing error plus 1-1/2 bit due to linearity error).



Transfer Characteristic DAC with Bit 1 (MSB) "HEAVY" by 1-1/2 bits.

1-1/2 bit error from ideal transfer gives 1-1/2 bit linearity error. If gain decreased by 1-1/2 bits max, linearity will be ±3/4 bit. This D/A is monotonic.



Transfer Characteristic A/D with Bit 1 (MSB) "HEAVY" by 1-1/2 bits.

This A/D is monotonic, has no missing states, but has a 2-bit max error. Gain can be decreased to split linearity to ±1 bit.



A/D ERROR FUNCTION

2-code error (1/2 bit due to quantizing error plus 1-1/2 bit due to linearity error).



ALL DEVICES EXHIBIT NOISE TO SOME DEGREE. NOISE IN A CONVERSION SYSTEM AFFETS REPEATABILITY OF SUCCESSIVE MEASUREMENTS AS WELL AS INSTANTANEOUS ACCURACY. NOISE MAY USUALLY BE EXPRESSED TO A 99.7% CONFIDENCE LEVEL ($\pm 3\sigma$) IN RMS TERMS OR AS A PEAK–TO–PEAK VALUE. THE PEAK–TO–PEAK VALUE IS ABOUT 6 TIMES GREATER THAN THE RMS VALUE FOR RANDOM NOISE AND IS USUALLY MORE MEANINGFUL SINCE RMS VALUES ARE NOT AFFECTED MUCH BY ANY SYNCHRONOUS MOISE SPIKES PRESENT IN THE DEVICE. IN A CONVERSION SYSTEM, THE TOTAL NOISE IS THE SQUARE ROOT OF THE SUM OF SQUARES OF THE INDIVIDUAL CONTRIBUTING ELEMENTS.

GAUSSIAN NOISE





ACQUISITION TIME: TIME, ONCE PUT INTO SAMPLE MODE, TO CHARGE FULLY TO WITHIN SPECIFIED ERROR FOR A FULL SCALE CHANGE AT ITS INPUT.

APERTURE TIME: TIME TO DISCONNECT FROM THE INPUT ONCE GIVEN THE COMMAND TO HOLD. THE VOLTAGE STORED IS REPRESENTATIVE OF THE VOLTAGE AT ITS INPUT AT ANY TIME DURING THIS APERTURE TIME.

SAMPLE & HOLD



PLOT OF VOLTAGE MEMORY ON CAPACITOR AFTER 10μsec SAMPLING



Bipolar Memories

Memory Organization
Addressing Techniques
General Timing Considerations
RAMs
Word Expansion
256 By 8-Bit Buffer Memory System
LIFO Push Down Memory Stack
ROMs
Expanding ROMs
Changing ROM Format

MEMORY SELECTION GUIDE

Function	Device	Size Words x Bits	Chip Select	Address Access Time, ns Typical	Max	Required Write Pulse Width Worst Case	Typical	Power Dissipation/Bit mW Typical	Max	Input Loading
Read/Write	93403	16 x 4	1	45	60	45	30	7 0	9 0	1 0 UL
	93410	256 x 1	3	45	60	30	25	1 8	2 8	0 5 UL
	93410A	256 x 1	3	35	45	30	20	1 8	2 8	0 5 UL
	93415	1024 x 1	1	60	90	55	30	0.4	0 7	0 25 UL
Read Only	93434	32 x 8	1	32	50	NA	NA	1 3	1 7	1 0 UL
	93406	256 x 4	2	30	50	NA	NA	0 5	0 67	0 5 UL



BIPOLAR MEMORIES

INTRODUCTION

Bipolar memories fall into two very different categories: random access read/write memories (RAMs) and read only memories (ROMs).

A RAM is an array of latches with a common addressing structure for both reading and writing. A Write Enable input defines the mode of operation. In the write mode, the information at the Data input is written into the latch selected by the address. In the read mode, the contents of the selected latch is fed to the Data output.

All semiconductor memories have non-destructive readout as opposed to the destructive readout of most magnetic core memories. Bipolar RAM operation is static, i.e., the information is stored in bistable transistor cells (latches) and requires no refreshing such as required in some popular MOS RAMs using capacitor storage. Data storage in all semiconductor read/write memories is volatile; data can only be stored as long as power is uninterrupted

In a read only memory (ROM), the data content is fixed, normally by a unique metallization of the chip. Addressing is similar to that of a RAM; the operation is static and the readout is obviously non-destructive. A ROM offers non-volatile storage; data is retained indefinitely even when power is shut off.

Today, bipolar memories are an integral part of a large number of digital equipment designs. In six years, density has increased by a factor of 64, with a corresponding decrease in power per bit without penalizing speed. Fairchild is currently producing 1024 bit RAMs with 500 mW typical power and 60 ns typical access time.

MEMORY ORGANIZATION

Memory subsystems are generally identified by number of words, number of bits and function For example, a 1024 x 16 RAM is a random access read/write memory containing 1024 words of 16 bits each. Semiconductor memory device organizations follow the same rule. Since the advent of LSI allowing densities of hundreds of gates on a chip, most memory devices contain address decoders, output sensing, and various control and buffer/driver functions in addition to the array of storage cells. High density RAM devices tend to be organized n words by one bit to optimize lead usage. ROM devices tend toward n words by four or eight bits to reduce cost of truth table changes.

ADDRESSING TECHNIQUES

Addressing (word selection) in a semiconductor memory subsystem consists of two parts First, a given device or group of devices must be selected, second, a given location in a device or group of devices must be selected. Device selection may be accomplished by linear select using a binary-to-n decoder feeding the chip select function on n chips, or by coincident select using two binary-to-$\sqrt{n}$ decoders and two chip selects on each device. When n is large, linear select requires excessive hardware For example, if n = 64, linear select requires four 1-of-16 decoders and a 1-of-4 decoder, or nine 1-of-8 decoders, whereas coincident selection can be accomplished with two 1-of-8 decoders with final decoding at the two input chip select gates included on the memory devices. Selection of a given location on a chip is accomplished by connecting the binary address lines directly to the chip. In summary, 64 256 x 1 RAMs in a 16K x 1 bit array using coincident selection requires 14 address lines, as follows: eight connected to 2^0 through 2^7 inputs on all chips (using necessary drivers), three feeding a 1-of-8 decoder to the CS_1 inputs, and three feeding a 1-of-8 decoder connected to the CS_2 inputs.

MEMORY TYPES

A number of choices must be made in selecting bipolar memory devices for a specific application. First, should TTL or ECL be used? The ever increasing need for speed in new designs may impose a propagation requirement on the memory that cannot be met with current TTL technology. This may in turn influence the selection of the logic family used for implementing the ALU or other functions associated with the memory. Currently, the fastest 256-bit RAM available is the 95410 ECL memory.

Next, should RAM or ROM be used? For data storage the choice is obviously a RAM since fast write capability is a "must". For microprogramming the decision is not so clear-cut. Since most system designs continue to evolve and change through prototyping and preproduction, RAM may be the logical choice; its higher device cost is offset by eliminating the cost of replacing ROMs as changes are made to the firmware. In this situation, RAM also offers the advantage of eliminating system downtime during firmware modification, a very significant factor in development schedules.

Numerous other decisions must be made, such as power consumption level, relationship of density and speed, and other parameters. The selection guide is provided for assistance in choosing Fairchild bipolar memories for various applications.

GENERAL TIMING CONSIDERATIONS*

A simple way of analyzing a semiconductor memory in terms of its delays is based on the assumption that it is an ideal device with three types of input and one type of output. The device may be a single storage cell, or an array of such cells. Being ideal, it has no intrinsic delays, but its external connections have individual delays — ΔI on the Data input, ΔW on the Write Enable signal, ΔA on the Address input, and ΔO on the Data output. And if the device is a large array, the external lines may be multiple, carrying whole bytes or words instead of single bits, for example.

Ideal Memory System



*Reprinted in part from Electronics, October 25, 1971.

Each input and output in the diagram is binary — that is, it has only two stable conditions, a more negative level and a more positive one. For a given device, each delay shown has two values, one for the propagation of a negative-to-positive transition through the delay element, and one for the propagation of a positive-to-negative transition. Moreover, combinations of these input and output delays create the real device delay times. Access time, for instance, is the sum of the delays on the Address input, ΔA, and on the Data output, ΔO (since the delay through an ideal device is zero). Since ΔA and ΔO each have maximum and minimum values, their sum also has a maximum and a minimum value. Likewise, data may appear on the Input lines, and at some later time a Write Enable signal appears, making the device data setup time $\Delta I - \Delta W$.

In general, a memory system contains many devices for which the delays are different, but the maximum and minimum limits of each must be known. Moreover, when a system is intended for high volume production, the range for the devices to be used in all systems must be known to avoid the need to tune each system individually. A given pair of paths may turn out to have the maximum delay, and, for the system to operate reliably, this defines system minimum timing. Yet the designer must also remain aware of the fact that access time may be shorter than the maximum, and that the output of the memory device is unknown between $(\Delta A + \Delta O)_{min}$ and $(\Delta A + \Delta O)_{max}$.

At this point, relationships between the individual delays in the simple model must be considered. In the absolute sense, this would involve specifying the delay in every pair of paths — a rather large number of parameters. More practically, the output delay is usually important only during a read operation, so only a few measurements need be specified. But the input timing is completely under control of the system, and must be specified for every input path with respect to every other input path. Once he knows how these inputs behave in relation to each other, the designer can guarantee a reliable system.

All these delays are internal device parameters, not system parameters. But because of the widespread failure to distinguish between the two kinds of measurements, some manufacturers list a guaranteed minimum access time and others a guaranteed maximum — the maximum for the device is the minimum for the system. For clarity, this section designates all device delays with a small t and all system delays with a capital T.

There are eight important memory device delays, all some combination of the four delays in the simple model. The eight device delays are access time, read recovery time, write time, data setup time, data release time, address timing, write recovery time, and chip select delay.

Access time may be specified as t_{pd+} and t_{pd-}, or simply as t_{access}. It is the length of time from the appearance of a valid address on the Address input to the appearance of valid data on the Data output — and also, if specified, the time from the disappearance of the address to the disappearance of the active level. Where both are specified, system access time can sometimes be improved by taking advantages of the difference between them at the gate driven by the Data output line. Where only one is specified, it may be the larger of the two, but more often it is just t_{pd-}, the active output state being the more negative one. Since the output stage of a memory usually has open collector circuits, access involves pulling the output line from its normal positive level to the negative level if the stored data demands it.

Both maximum and minimum access times are important. The maximum access time specifies how long the system must wait for valid data after it supplies an address, the minimum time specifies how long the data remains good after the address has been removed.

The read recovery time, t_{rr} is the time required for the output of the memory to return to its normal (usually the positive) level, after the address has been removed. This delay, which is mostly caused by the sense amplifiers inside the device, must be taken into account when two successive read operations from different addresses within a single device cause the Data output line to be first Low, then High. The High level cannot be attained until after t_{rr} has elapsed. Read recovery time is basically the t_{pd+} for an open collector output. It is usually of no consequence, because it will be covered by the access time of a second read cycle.

The write time t_w is the length of time that an active level must be present on the Write Enable to guarantee successful writing in the memory. (A better name for it would be "write pulse width," but this would confuse it with a similar system parameter.) The system must provide the Write Enable signal for the full length of $t_{w(max)}$ to guarantee writing in the slowest memory devices, and if the Write Enable signal is generated by a decoder circuit, any glitches on the decoder output must be less than $t_{w(min)}$ to guarantee not writing in the fastest devices.

Because the Write Enable signal begins and ends the writing operation, it is a convenient reference for the other input delays, serving as a clock or basic timing pulse. Data setup time and the data release time for both High and Low output levels make up four parameters associated with a memory data input and symbolized as t_{dsh}, t_{dsl}, t_{drh}, and t_{drl}.

Consider the two external delays, ΔI and ΔW, shown in the ideal memory system. Since the write time is the critical parameter, let the time scale begin at the point when Write Enable becomes active — in most cases, when it undergoes a High-to-Low transition. The level on the Data line is not important at this time, because most memories accept input data up to the Low-to-High transition of the Write Enable line, just like an edge-triggered flip-flop. But when this Low-to-High transition occurs, the Data input to the ideal cell must represent the data to be stored. Thus the correct levels must be present at the input of the memory ΔI earlier. This deadline is $\Delta I - \Delta W$ before the end of the Write Enable signal at the real memory input.

Only the Low-to-High transition of the Write signal is important, but both transitions of the data are significant. These are the setup times for High and Low data.

$$t_{dsh} = \Delta I_+ - \Delta W_+$$

$$t_{dsl} = \Delta I_- - \Delta W_+$$

Suppose that these are 20 ns and 10 ns respectively. If data represented by a High level is to be stored, then it must be on the Data input lines at least 20 ns before the Write Enable signal rises — at the *real* memory, not at the *ideal* device. This High data must also remain on the Data lines long enough to get stored in the memory. Now a Low level takes 10 ns to get through the delay, and, if it appears less than 10 ns before the rise of the Write Enable signal, will not get to the ideal device before the preceding High level has been stored and the Write Enable signal is gone.

Therefore, the High level must be applied at least 20 ns, and be removed at most 10 ns, before the rise of the Write Enable signal. The 10 ns time is commonly called the data release time for the High level, or t_{drh}, but it is obviously also the data setup time for the Low level, or t_{dsl}. Hence $t_{drh} = t_{dsl}$, not only in magnitude, but in every other respect too.

In a system containing more than one device, however, the ranges of setup and release time affect the timing of data availablability on the inputs. For example, to store data represented by a High level, the level must be applied not later than the longest t_{dsh} before the rise of Write Enable, and maintained at that level until after the beginning of the shortest t_{drh}, or equivalently the shortest t_{dsl}. Conversely, to store the Low level, it must be present before the maximum t_{dsl} and remain until after the minimum t_{dsh}.

If the delay through the data path is very short, the $\Delta I - \Delta W$ may be negative, and appear as a negative value for one or both of the minimum data setup times. That is, under certain circumstances, data that changes after the removal of the external Write Enable signal will be stored at its new value because in fact the Write Enable signal was still moving slowly through the delay when the new data arrived. Data sheets specify this as either a negative release time or a positive hold time.

The four setup and release times are really only two different quantities, which can have maximum, minimum, and sometimes negative values. Some of the difficulties in specifying them are illustrated on the following page and five methods of publishing timing specifications (A – E) are shown. The timing chart is for a memory device with a Write Enable pulse that ends (goes High) 100 ns after the reference time. The chart also shows the required inputs for High and Low data. Data can change in the shaded areas, but must be stable in the unshaded areas to guarantee writing as specified.

The first specification (A) follows the recommended method. To write High data, the Low-to-High transition must occur no later than 80 ns after the reference time, which is the maximum t_{dsh} before Write Enable rises; and the level must stay High until 105 ns after reference, a time later than the rise of Write Enable because the minimum t_{dsl} is negative. A later rise or earlier fall makes the correct storage doubtful. But to write Low data, the High-to-Low transition can occur as late as 85 ns after reference, allowing the maximum t_{dsl}, and can be reversed as early as just after 90 ns, for the minimum t_{dsl}.

Data Timing (Write Mode)



Method	Parameter	Definition	Min (ns)	Typ (ns)	Max (ns)
A	t_{dsh}	High Data Setup Time	10		20
	t_{dsl}	Low Data Setup Time	-5		15
B	t_s	Data Setup Time	-5		20
C	t_s	Data Setup Time			20
	t_r	Data Release Time			-5
D	t_s	Data Setup Time			20
	t_h	Data Hold Time			5
E	T_s	System Data Setup Time	20		
	T_h	System Data Hold Time	5		

Meaning of shading is explained on the right

Address Timing (Write Mode)



Device	Parameter	Definition	Min	Typ	Max	Units
1	t_{as}	Address Setup Time			10	ns
	t_{ah}	Address Hold Time			7	ns
2	t_{as}	Address Setup Time			-10	ns
	t_{ar}	Address Release Time	5			ns

Transition Time Uncertainties



Specification B ignores the difference between setup times for High and Low signal levels. Specification C chooses to list High data release time instead of Low data setup time. Specification D uses still another term, data hold time, which simultaneously changes the sign of the quantity and changes the minimum to a maximum, so that now the column is correct. Specification E is written from the system instead of the device point of view.

Address timing, like data timing, involves four different quantities: setup time, t_{as}, release time, t_{ar}, hold time, t_{ah}, and another quantity that is often called simply address time, or t_a. But unlike data timing, both edges of the Write Enable signal are important relative to the Address signal. In most devices, an address is always present on the Address inputs, and this must remain unchanged during the write process.

There is likely to be less difference between the times at which nominally simultaneous High and Low address bits arrive at the ideal memory than there is with data bits, because address bits usually pass through less combinational logic enroute from their source. This means the worst case fast and slow bits are usually fairly close together, and differences between High and Low address bits need not be specified. However, two parameters must be carefully considered, these are the maximum setup time relative to the leading edge of the Write Enable signal, and the minimum setup time relative to the signal trailing edge.

The first parameter is the longer of $\Delta A_+ - \Delta W_-$ and $\Delta A_- - \Delta W_-$. It specifies how much time the device with the slowest address path requires to get the address into the ideal memory ahead of the Write Enable pulse. Its symbol is $t_{as(ma}$

The second parameter is the shorter of $\Delta A_+ - \Delta W_+$ and $\Delta A_- - \Delta W_+$. It specifies how long the fastest device takes to get an address into the ideal cell. No change in an address can be permitted until less than this time remains before the end of the Write Enable signal. Although it is actually the minimum

address setup time, it is measured relative to the rising edge of Write Enable, whereas the maximum setup time is measured relative to the falling edge and deserves a different name. Since the minimum setup time is likely to be either zero or negative, it is commonly designated address hold time, or t_{ah}; where it is positive, address release time, or t_{ar} is used.

The Address Timing figure shows this for two hypothetical memories. Device 1 is typical of most semiconductor memories, but occasionally one is encountered with the characteristics of device 2. In both, a substantial difference between ΔW_+ and ΔW_- is assumed, emphasizing that the address setup and release times are not two limits of the same parameters. As the diagram and the accompanying table indicate, a release time is a minimum, but a hold time, because it has the opposite sign, is a maximum.

Although addresses for most memories are in binary form, occasionally one has some other scheme. Then the minimum address pulse width becomes important, because sometimes a nonexistent address may be presented between valid address pulses to the array. Since writing can be guaranteed only if a valid address is present long enough for the slowest memory to respond, the address time, t_a, is analogous to, and lasts about as long as, the write pulse width, t_w.

But the really important criterion for writing is that, at the ideal memory, both the address and the write pulse coincide for long enough to allow the slowest device to respond — during a maximum time, again, from the device point of view, and a minimum time from the system point of view. Either of the two pulses can start the operation when the other is present, and the trailing edge of either can end it. Generalizations are difficult but in most systems, the address brackets the write pulse, so that the write operation depends on the duration of the latter.

The write recovery time, t_{wr}, restricts the use of the Data output lines following a write operation. It is quite like the read recovery time — the sense amplifiers respond to the data being written just as they do during a read operation, and when the written data drives the output to its more negative level, the amplifiers require a short time to go positive.

An example of this behavior is found in Fairchilds 93403 4-bit by 16-word memory, with output following the input during a write operation, but inverted during a read operation. Thus, writing Low level data into the memory causes the output to be Low while the Write Enable pulse is present; but, when the Write Enable ends and the address remains unchanged, the newly written data appears as a High level at the output. Because the sense amplifier inverts the data, each stored Low level appears as a High level — but not until after the write recovery time has passed.

Finally, most memories have Chip Select inputs that permit address and data lines to be shared by several chips. One chip can be enabled for a read or write operation.

In some memories the Chip Select is simply part of the Address. It is decoded in the same way and is subject to the same delays. But in newer designs such as the 93410 256 x 1 TTL RAM and the 93415 1024 x 1 TTL RAM, where the Chip Select is independent of, and is considerably faster than, the Address, it has its own delay time specified. The delay from the leading edge of the Chip Select signal to the time the output becomes active is the enable time, t_e, while that from trailing edge to inactive output is disable time, t_d. For a write operation, the enable time has minimum and maximum values relative to the trailing edge of the write pulse, just as the Data input does, although in general the Chip Select signal should be active at least as long as the Write Enable signal.

In designing the timing of a memory system within the framework of these eight device delays, it is best to start by showing all the signals relative to a single time axis in a timing diagram. Only one pulse train can be precisely known at all times, and that pulse train must be taken as the reference. All other signals will show some uncertainty relative to this reference. (See Transition Time Uncertainties Chart)

To illustrate the foregoing discussion, consider the task of implementing the scratchpad function in a typical minicomputer requiring temporary storage of 64 4-bit characters. The following block diagram of one possible logic configuration shows how all the different delays can be balanced against one another. Using the approach defined in the Fast Access Timing Chart permits fast operation at the expense of complex timing signal generation. The other chart shows an alternate approach which simplifies timing signal source design but sacrifices speeds.

Scratchpad Memory



Fast Access Timing Chart



Conventional Timing Chart



INTERFACE

In most applications of bipolar memories, the devices are combined with other TTL or ECL logic elements into a subsystem such as a CPU buffer controller or other function. The memory device interface is at standard logic levels, and the additional hardware required is usually limited to pull up resistors at the outputs of most TTL memories, and load resistors or termination resistors for the ECL memories.

In some cases, the application may require location of the memory several feet or more away from the other functions in the subsystem. The resulting requirement for data transmission necessitates additional hardware. Data transmission is discussed in detail in Communication Line Interface and should prove helpful to the designer. In addition, the reader should refer to the Computer/Interface Section of the Fairchild Linear Integrated Circuits Catalog for information on line drivers, line receivers, display decoders/drivers, EIA/MIL interface circuits, and other products useful in interface design.

SCRATCHPAD/FILE APPLICATIONS

A scratchpad, often called a file, is a small memory integrated into the arithmetic section of a CPU and used for temporary storage of current data. Speed is of the essence with cost relatively insignificant. Early files consisted of flip-flop registers, later followed by 4 to 16 word RAM or MSI flip-flop arrays. A number of existing designs are based on the 93403, 16 x 4 TTL RAM. Currently, files of 256 words or more are in development. The 93410A and 95410 are good candidates for new design applications.

MICRO-CONTROL STORAGE USING READ/WRITE MEMORY

Early in semiconductor memory development, a significant amount of attention was devoted to read only memories for micro-control storage. In many cases, difficulties were encountered in developing firmware for new machines. These difficulties involved turnaround time of weeks and months in making firmware changes, with costs ranging from tens to thousands of dollars per change. One solution to these problems is to use RAMs for micro-control storage. Firmware may then be changed almost instantaneously, thus greatly accelerating the development program and eliminating cost and downtime for pattern changes. If desired, conversion from RAM to ROM can be made at the preproduction phase. Availability of 1024 bit bipolar RAMs such as the 93415 and 95415 has prompted numerous designers to consider this approach.

BUFFER MEMORIES

Buffer memories are small to medium memories inserted between I/O interfaces and CPU, between main memory and CPU, or at other locations where fast intermediate storage is required. The availability of 256 and 1024-bit RAM devices has resulted in many bipolar buffer memory designs.

MAIN MEMORIES

Main memories vary from 4K to 16K bits in minicomputers up to 256K or more words in large mainframes. Before the availability of bipolar 1024 RAMs, system designers were limited to low cost core with 1 to 2 μs access, expensive core with 400 ns to 1 μs access, or MOS with >200 ns access. Some n-channel MOS products promise faster access time at low cost. Present bipolar RAM technology allows implementing large main memories with 70 to 100 ns worst case maximum access times for the subsystem. A read-modify-write cycle of less than 150 ns is possible using the 93410 RAM and 93XX/93SXX TTL logic.

DESCRIPTION AND OPERATION



INPUTS					OUTPUT	MODE
$\overline{CS}_1$	$\overline{CS}_2$	CS_3	$\overline{WE}$	D_{IN}	D_{OUT}	
H	X	X	X	X	H	Not Selected
X	H	X	X	X	H	Not Selected
X	X	L	X	X	H	Not Selected
L	L	H	L	L	H	Write Zero
L	L	H	L	H	H	Write One
L	L	H	H	X	D_{OUT}	Read data from addressed location

LEADS	LOADING
$\overline{CS}_1$, $\overline{CS}_2$, CS_3	0 5 UL
$A_0 - A_7$	0 5 UL
D_{IN}	0.5 UL
D_{OUT}	10 UL
$\overline{WE}$	0.5 UL

1 UL = 40 µA High/1 6 mA Low
10 UL is the output Low drive factor An external pull up resistor is needed to provide High level drive capability This output will sink 16 mA max at V_{OUT} = 0 45 V



The 93410 and 93410A are high-speed 256-bit TTL random access read/write memories with full decoding on the chip Each memory, organized as 256 words x 1 bit, is designed for scratchpad, buffer and distributed main memory applications Both devices have three Chip Select inputs to simplify their use in larger memory systems. Address input lead locations are specifically chosen to permit maximum package density and to provide ease of PC board layout An uncommitted collector output is available to permit OR-ties for easy memory expansion.

The 93410A is a high speed version of the 93410, offering a 35 ns access time. Since the 93410 and 93410A logic functions are the same, the term 93410 used in the following discussion applies to both types

As shown in the logic diagram, word selection is achieved with the 8-bit address input, $A_0 - A_7$ Three Chip Select inputs are provided — two active Low ($\overline{CS}_1$ and $\overline{CS}_2$) and one active High (CS_3) — for maximum logic flexibility This permits memory array expansion up to 2048 words without additional external decoders For larger memories, the fast Chip Select access time permits the decoding of Chip Select from the address without increasing address access time The read and write operations are controlled by the state of the active Low Write Enable $\overline{WE}$ With $\overline{WE}$ held Low and the chip selected, the data at D_{IN} is written into the addressed location To read, $\overline{WE}$ is held High and the chip selected Data in the specified location is presented at D_{OUT} and is not inverted

In many applications such as memory expansion, the outputs of many 93410s can be tied together In other applications the wired-OR is not used In either case, an external pull up resistor R_L must be used to provide a High at the output when it is off Any value of R_L within the range specified below may be used

$$\frac{5\ 25}{16 - FO\ (1\ 6)} < R_L < \frac{2\ 25}{n\ (0\ 05) + FO\ (0\ 04)}$$

Where R_L is in kΩ

n = number of wired OR outputs tied together

FO = number of TTL Unit Loads (UL) driven

The minimum value of R_L is limited by output current sinking ability Maximum R_L is determined by the output and input leakage current which must be supplied to hold the output at the required output high voltage V_{OH}

WORD EXPANSION



512 - WORD BY 2-BIT ARRAY



4096 - WORD MEMORY PLANE

The 93410 may be used in memories requiring expansion of both the number of words and number of bits. A 512 x 2 array and the necessary signal interconnects for accomplishing expansion is shown above. The number of words may be expanded to 4096 by using only one 9321 dual 1-of-4 decoder.

256-WORD BY 8-BIT BUFFER MEMORY SYSTEM



A 256-word by 8-bit buffer memory based on the 93410 is shown. Input and output data latches and a modulo 256 address counter may be implemented with MSI devices such as the 9308 quad latch and 9316 binary counter.

LAST IN/FIRST OUT (LIFO) PUSH DOWN STACK MEMORY (254 Words Deep x 4 Bits Wide)

	A_0	A_1	A_2	A_3	A_4	A_5	A_6	A_7	
Write	1	1	0	0	0	0	0	0	
	0	1	0	0	0	0	0	0	
	1	0	0	0	0	0	0	0	Almost Empty
	0	0	0	0	0	0	0	0	Empty
	1	0	0	0	0	0	0	1	Full
Read	0	0	0	0	0	0	0	1	Almost Full
	1	0	0	0	0	0	1	1	
	0	0	0	0	0	0	1	1	



This synchronous memory system accepts data on four parallel inputs (I_0 - I_3) and, controlled by two independent inputs (Read and Write), presents the "youngest" word that has not yet been read on the four outputs (Q_0 - Q_3). It also provides status information on four outputs: Full, Almost Full, Empty, Almost Empty.

Operation is synchronous and edge triggered on Data as well as Control inputs. It depends on the state of the I_0 - I_3, Read and Write inputs, and a setup time (≈30 ns) before the rising edge of the clock that should not exceed 15 MHz at 50% duty cycle.

There are four different modes of operation:

W • $\overline{R}$ = WRITE — I is shifted into Q, the old information in Q is shifted into R, the address counter is incremented, and on the next clock Low period, the content of R is written into the new memory location.

$\overline{W}$ • R = READ — Data in the wired-OR D is shifted into Q, the information in R is maintained, the address counter is decremented. If the previous clock cycle had executed a Write instruction, then D is controlled by the register R. If the previous clock cycle had been one of the other three modes, then D is controlled by the memory.

W • R = READ & WRITE SIMULTANEOUSLY — Input data is shifted into Q, register R and address counter are maintained.

$\overline{W}$ • $\overline{R}$ = DO NOTHING — No change.

The control outputs allow normal computer "handshaking", and also supply a warning signal one operation in advance.

The synchronous up/down address counter is built as a shift register counter. This is both faster and more economical than using 9366 binary counters. The non-binary count sequence is no drawback in this application, and the sacrifice of two of the 256 states is insignificant.

DESCRIPTION AND OPERATION

LEADS		LOADING
$\overline{CS}$	Chip Select (Active Low)	0.25 UL
$A_0 - A_9$	Address Inputs	0.25 UL
$\overline{WE}$	Write Enable (Active Low)	0.25 UL
D_{IN}	Data Input	0.25 UL
D_{OUT}	Data Output	10 UL



INPUTS			OUTPUT	MODE
$\overline{CS}$	$\overline{WE}$	D_{IN}	Open Collector	
H	X	X	H	Not Selected
L	L	L	H	Write Zero
L	L	H	H	Write One
L	H	X	D_{OUT}	Read



The 93415 is a fully decoded 1024-bit TTL read/write memory organized 1024 words by 1 bit. Bit selection is achieved with a 10-bit address $A_0 - A_9$. One Chip Select input is provided for memory array expansion up to 2048 words by using one external inverter. For larger memories, the fast Chip Select access time permits the decoding of Chip Select $\overline{CS}$ from the Address without affecting system performance. The read and write operations are controlled by the state of the active Low Write Enable $\overline{WE}$. With $\overline{WE}$ held Low and the chip selected, the data at D_{IN} is written into the addressed location. To read, $\overline{WE}$ is held High and the chip selected. Data in the specified location is presented at D_{OUT} and is not inverted. Uncommitted collector outputs are provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many 93415s can be tied together. In other applications, the wired-OR is not used. In either case, an external pull up resistor must be used to provide a High at the output when it is off. It is calculated using the same formula as shown for the 9610.

The primary advantages of the 93415 over the 9341 are higher density and lower power achieved by making a speed tradeoff. Refer to data sheet parameters to determine specific advantages in each application.

READ ONLY MEMORIES

Read only memories are fixed-contents memories used for random code conversion, for table look-up of certain mathematical functions (multiplication, sine log) and for storing and decoding microinstructions.

BIPOLAR ROMs

Bipolar ROMs offer fast operation, high output drive capability, and operate from a single +5 V supply. Fairchild offers two mask-programmed bipolar read only memories — the 93434, organized 32 words by 8 outputs, and the 93406, organized 256 words by 4 outputs. Both have open collector outputs, chip select inputs (programmable on the 93406) and a through delay of 50 ns max.

MOS ROMs

Fairchild also offers a silicon gate MOS read only memory, the 3524, organized 512 words by 8 outputs. MOS offers greater packing density and lower cost per bit at the expense of an extra supply voltage (−12 V), lower output drive capability and considerably longer access time (650 ns max). The 64 x 5 x 7 and 64 x 5 x 9 silicon gate MOS character generators (3257, 3258, 3260) are specialized ROMs with on-chip counters, used to display 64 ASCII characters on raster scan television displays.

EXPANDING ROMs

The two popular ROM formats, 32 words by 8 outputs, and 256 words by 4 outputs, often have to be expanded into bigger arrays with more addresses and/or more outputs. How to do this efficiently is explained in the applications of the 93434/93406 ROM.

CHANGING THE ROM FORMAT

Many applications need more addresses, but fewer outputs, or they need fewer addresses, but more outputs than provided by the available ROMs. Applications are included to show how the format of the 93434/93406 ROM can be modified to meet these requirements.

SELECTIVE POWER DOWN

The power consumption of large ROM arrays can be reduced significantly by applying power, V_{CC}, only to the selected ROMs. However, this technique increases the access time.

93434 READ ONLY MEMORY

DESCRIPTION



LEADS		LOADING HIGH	LOADING LOW
A_0 - A_4	Address Inputs	2 UL	1 UL
$\overline{E}$	Enable (Active Low)	2 UL	1 UL
O_0 - O_7	Outputs	O C	6.25 UL

Propagation delay $\overline{E}$ or A_X to O_X = 30 ns (typ), 50 ns (max)



The 93434 is a 256-bit bipolar TTL read only memory, organized as 32 8-bit words. The words are selected by five address lines with full decoding included on the chip. The eight outputs are uncommitted collectors which may be wired-OR with other ROMs or other TTL logic devices. When the active Low Enable (Chip Select) input is High, all outputs are High. The contents of the memory are permanently programmed to customer order.

93406 READ ONLY MEMORY

DESCRIPTION



LEADS		LOADING HIGH	LOADING LOW
$A_0 - A_7$	Address Inputs	1 UL	0.5 UL
CS_1, CS_2	Chip Select Inputs	1 UL	0.5 UL
$O_0 - O_3$	Outputs	Open Collector	9.3 UL

Propagation delay CS or A_X to O_X = 30 ns (typ), 50 ns (max)



*Chip Select level is programmable per customer requirements. If not specified, CS_1 and CS_2 are active Low.

The 93406 is organized 256 words by four bits, with eight address inputs and full decoding on the chip. Chip Select leads are programmable to customer selection of any of four patterns thus reducing external decoding requirements. When the Chip Select logic is not True, all outputs are High. Refer to the Fairchild TTL Catalog or 93406 data sheet for details on user generated truth table format.

EXPANDING ROMs — INCREASING THE NUMBER OF OUTPUTS



EXPANDING ROMs — INCREASING THE NUMBER OF ADDRESSES



The open-collector outputs are OR-wired and the additional address bit is used to select the individual ROM. This concept can be expanded to more parallel ROMs. The 93434 then requires a decoder to control the Enable inputs, while the 93406 can decode two address lines with its programmable chip select.

CHANGING THE ROM FORMAT — MORE ADDRESSES, FEWER OUTPUTS

64 WORDS BY 4 OUTPUTS ROM



512 WORDS BY 6 OUTPUTS ROM



The 93434 32 x 8 ROM can be converted into a 64 x 4 ROM by using a quad 2-input multiplexer (9322). A High level on the E_1 input forces all outputs High, but a High level on the E_2 input overrides and forces all outputs Low.

Three 256 x 4 ROMs can be interconnected to form a 512 x 6 ROM without wasting any bits. This concept can be modified to efficiently provide many other unconventional configurations.

CHANGING THE ROM FORMAT — MORE OUTPUTS, FEWER ADDRESSES



A 256 x 4 ROM can be converted into a 128 x 8 ROM, but this change in format requires two ROM access operations for each code conversion. A 5 MHz oscillator is used to modify the address, and two 4-bit universal registers (9300) assemble the output information. This increases the apparent access time to 200 ns.



MICROPROCESSORS IN CRT TERMINALS

L. C. Cropper and J. W. Whiting
Beehive Medical Electronics

Introduction

In late 1971, with Intel's announcement of the first processor on a chip, the staff at Beehive Medical Electronics began almost immediately to consider the advantages of using a microprocessor in a CRT terminal. Discussions evolved to serious definition of a new terminal design incorporating the following features

- Self test (as minicomputers do)
- Standard hardware (capable of being customized by software changes only)
- Simple implementation of polling protocols
- Less random logic design
- Stand-alone editing and computing capabilities

The capability of customizing the terminal by using programmable ROMs (PROMs) was paramount since previous experience had shown the cost of producing custom terminals to be prohibitive. In addition, the microprocessor provided an excellent opportunity to gain experience with a product which would have a profound effect on future system changes.

The cost of software development appeared to be a major obstacle. However, with the support of a farsighted customer, a development contract was negotiated and the effort formally began in May 1972.

Architectural Considerations

Several questions arose in defining the microprocessor's role: to what degree should the microprocessor control the display function? Should the display memory be random access memory (RAM) or shift registers? Should the processor directly control the input/output of character strings? A basic design philosophy was established calling for the microprocessor to control all functions in the terminal insofar as possible This philosophy produced decisions, such as:

- The CRT display is hardware-generated.
- The terminal has RAM display memory.
- The processor directly controls the cursor.
- The processor directly controls the I/O

Certain of the basic design decisions were amended as the

development process continued, resulting mainly from speed requirements.

The terminal was designed around the Intel Corporation 8008 microprocessor, the only microprocessor then on the market. The design intent was to use RAMs for program memory storage in the design effort and go to PROMs and then to ROMs as the program was stabilized. The PROM capability would be retained as a method of providing customized terminals for specific user applications.

Software Task

From the beginning, the software was considered to be the major task. At that time, software support consisted of the 8008 instruction set description and little else. From there an adequate if not ideal operating system was developed for preparing 8008 programs. The first step was to write a simple cross-assembler on the in-house Nova system. The first version of the assembler punched object programs onto paper tape in straight binary format. The tape was loaded into the RAM memory through a high-speed reader and a special hardware interface as part of the power-up sequence.

A badly needed debugging routine was the next project. The routine provided register and memory dumps, memory data modification, and breakpoint insertion capabilities. With the assembler available in June, the first working version of the terminal program was completed in late July.

PROM Programmer System

The prototype unit used a RAM program memory. After development of a unique programmer system, the memory was converted to PROMs. The heart of the programmer system was a PROM programmer card set supplied by Intel Corporation. Rather than modify the assembler to produce tapes in Intel's language, the PROM programmer was modified to accept binary data from a high-speed paper tape reader. The complete system consists of 1) the Intel PROM programmer which contains an 8008 microprocessor, 2) a high speed paper tape reader and interface, and 3) a Beehive Model III CRT display terminal.

The binary data is read in through the high-speed paper tape reader and stored in one of four RAM banks. A PROM is inserted in the programming socket and checked to verify that it is completely erased. The PROM may be programmed with data from any of the four RAM banks, after which the PROM contents are compared with the data in the appropriate bank to verify that the data was correctly loaded. Data transferred to the PROM is simultaneously displayed in octal format on the screen. A letter code is also displayed beside each data byte which indicates the number of attempts necessary to successfully load that data byte. In the event of a failure to load the data, the bad location is flagged and the erroneous data displayed.

In defining a program, it is frequently necessary to make single location changes to a PROM. The programmer system allows the operator to copy the PROM contents into one of the RAM banks and to edit the data in the RAM bank as necessary. The edit is initiated by entering the edit function request (E) followed by the bank number (1-4) and the starting address in octal (1-377). The system responds with the contents of the addressed location and positions the cursor under the first digit. After the operator alters the data at one location, the system responds with the data at the next sequential location, which may be altered in turn. If changes involve changing bits from low to high, the PROM may be immediately reprogrammed. Otherwise the PROM must first be erased and then totally reprogrammed with the edited data in the bank.

Microprocessor Unit Controller

During the same period, a new hardware prototype was built to incorporate the PROMs and eliminate the tape reader as part of the initialization. The difficulty encountered in debugging this new hardware inspired the design of the device which became known as the Microprocessor Unit Controller. This controller, which is built around the 8008 microprocessor, plugs into the terminal through an umbilical cord in place of the terminal microprocessor. The controller consists of a switch/light panel, similar to that used on a minicomputer, as well as the circuitry for the light drivers, switch debouncers, and certain special features. The controller provides readout of memory address and bus status, allows single stepping of program execution and substitution of memory data with data from the switches, and has hardware breakpoint capabilities. In effect, the controller is to the microprocessor what the operator's panel is to a minicomputer. Both the PROM burner and the controller are still in use; in fact, the controller has been duplicated several times for use in production tests.

Lessons of First Attempt

Several valuable lessons emerged from the experience with the first microprogrammed terminal. The IC's needed to interface the microprocessor are more expensive than everyday TTL chips, in particular, program storage costs much more than the microprocessor itself.

The terminal was specified to operate at 9600 bps as a maximum receive/transmit speed. In general, the 1+ millisecond available to handle each 10-bit character coming from the driving computer was ample for the microprocessor program functions. However, certain functions require multiple memory accesses. For example, a FORMAT CLEAR command (an instruction from the computer to clear the data from all unprotected fields in the display memory) requires the microprocessor to examine each display memory location and clear it if unprotected. A Load, Bit Test, Branch, Store Space code sequence takes about 60 to 80 microseconds depending on whether the branch is taken. With 2000 locations in the display memory, the FORMAT CLEAR requires from 120-160 msec. We had no choice but to implement a hardware circuit that under program control automatically scanned memory and deposited space codes appropriately.

The edit functions of the terminal -- DELETE CHARACTER, INSERT CHARACTER, etc. -- are not intended to be used remotely, but the times for execution of some of the functions were so long as to become annoying to the operator. In terms of speed, the RAM memory was marginally adequate. Speed improvements in RAMs and microprocessors which have become available since 1972 would reduce the edit function times well below 1 second. Perhaps in two or three years new processors will have speed and



Figure 1. Super Bee Keyboard

instruction power to allow an examine and conditional modify in less than 500 nsec. Until then the RAM display memory will require extra hardware help.

The disadvantages with using a microprocessor design rather than a conventional hardware approach may be summed up as follows:

1. The 8008 is too slow to handle some terminal functions.
2. Using RAM display memory compounds the speed problem.
3. The anticipated hardware cost savings are offset by the high cost of the microprocessor and memories.
4. When done from scratch, software development can be more expensive than hardware development.

Second Attempt

The Beehive staff felt that the difficulties encountered on the first attempt could be rectified, and plans were made to design a terminal for the general marketplace. This terminal, called Super Bee, was to be all things to all users. Upgraded from the first microprocessor terminal, the new terminal was to be a standard model which could be easily and extensively customized with software changes only. A row of special function keys was provided on the keyboard to facilitate addition of special user functions (see Figure 1).

The design effort was initiated by defining the display and the cursor control as peripheral to the microprocessor (see Figure 2). A shift register, with its natural sequential access, was the choice for the display memory. The shift register proved to be the least expensive way of handling functions such as FORMAT CLEAR at 9600 bps. Intel had just introduced the 8008-1, which provided a needed 50% increase in processor speed. With the exception of coordinating the microprocessor with the new display control, the Super Bee went together with comparative ease. The problems encountered with the hardware design were caused by functions not related to the microprocessor. For the block diagrams showing how the microprocessor interfaces with the rest of the terminal, see Figures 3 and 4.



Figure 2. Super Bee Basic Block Diagram



Figure 3. Intermediate Functional Block Diagram

The Super Bee software development went smoothly with the tools developed on the earlier project, despite a complete turnover of programmers. The one area of the software effort which does deserve mention concerns the change from PROMs to ROMs. The effort to establish the Super Bee as a standard terminal dictated the need to change to the ROM memory to achieve a cost savings. It was found, however, that the ROM masks had to be changed after production of the Super Bee had begun. A change of ROM masks is very expensive. Indications are that it would have been substantially less expensive to have delayed the change from PROM to ROM until a few months of feedback from the end users had established the reliability of the program.

The Super Bee project was started in late October 1972. The first working prototype was completed during January 1973. The first production models came off the line in May 1973. The speed with which this project progressed from drawing board to completion resulted from the experience with the first terminal, plus an extraordinary effort on the part of the company personnel. In fact, the effort could not have been accomplished without a dedicated staff and, should it be repeated, would require a much larger staff.

It is worth noting that a third programmed Beehive terminal was completed much faster and with less effort than Super Bee. In particular, the addition of a polling capability (recently incorporated into Super Bee) was truly as straightforward as had been expected. The learning curve for working with a microprocessor proved to be comparable to that of integrating a minicomputer into a system. Each device requires software development and interface circuits as the major design effort in producing a working system.

Summary

All in all, adding a microprocessor to a terminal has been costly, time consuming, and often frustrating. However, the worst obstacles have already been encountered, and the



Figure 4. I/O Processor Block Diagram

smooth progress of the third terminal confirms our intent to continue the effort

How well have original design objectives been met? The answer can be summarized as follows

- Self test – few routines have been developed and are just beginning to be used in production test
- Customize with software – Demand for custom terminals has been much greater than our software staff could handle, but the concept has proved to be sound
- Easy implementation of polling – Yes.
- Less random logic design – Yes, but savings are realized only after a number of software customized terminals have been developed. Software is not always cheaper than hardware
- Stand-alone editing – Yes
- Stand-alone computing – Not yet.

As for the future, the self-test potential of a microprocessor terminal remains largely untapped. Faster and more powerful microprocessors are already available which can increase the bit rate and flexibility of the Super Bee and its progeny. With floppy disks coming down in price, one can look for a microprocessor terminal disk system by 1976 that will challenge some of the minicomputer systems of two or three years ago. ■

John W. Whiting is employed as a digital logic designer by Beehive Medical Electronics Inc. and has had primary design responsibility for several terminal designs using microprocessors. He received the BA degree from the University of Minnesota in 1964 and the M. Phil degree in Physics from the University of Utah in 1971.

Leigh C. Cropper designs keyboard terminals for Beehive Medical Electronics. Before joining Beehive, he was a project engineer for Evans and Sutherland Computer Corporation, Salt Lake City, Utah, where he designed interfaces between computer graphics systems and minicomputers.

From 1970 to 1971, Cropper was a Research Assistant in the University of Illinois Radio Location Research Laboratory, working on a computer-controlled Radio-Direction-Finding system. Prior to that he was a project engineer and programmer for the Custom Product Operation of General Radio Co., Concord, Mass.

Cropper received the BSEE degree from the Massachusetts Institute of Technology, Cambridge, in 1969, and the MSEE degree from the University of Illinois, Urbana, in 1972.



Analysis of Microprocessor Instruction Sets

C. DENNIS WEISS, PH.D.
Bell Telephone Laboratories, Holmdel

The use of microprocessors, or MOS/LSI "computers-on a-chip," requires programming skills. And that may seem to be a disadvantage. Hardware designers once concerned with such matters as latch selection, clock phases and propagation delay must now consider less familiar software-oriented factors like subroutine nesting, indirect addressing and computational algorithms.

However, a review of the basic vocabulary of microcomputer programming can help start you on the way to a microprocessor design. Moreover a review of the differing microprocessor instruction sets can establish a particular microprocessor's capabilities.

From a programmer's point of view, microprocessor instructions break down conveniently into the following:

- Data movement.
- Data manipulation.
- Decision and control.
- Input/output.

Data can be moved about between a variety of internal sources and destinations. The primary places are shown in Fig. 1. The most complex locations are those in memory—usually a RAM or RAM bank—since a variety of addressing modes can be used to specify location.

The *effective address* of a memory location to be read or written can be given *immediately* by bits in the instruction being executed (Fig. 2). In current microprocessors the immediate data may be 4, 8, 12 or even 16 bits long. Immediate data may be interpreted as a location (or displacement) in a previously selected page (or location) of memory.

The technique of *indexed addressing* permits a 16-bit address to be generated without providing all 16 bits in a current instruction. Were all 16 bits required, the instruction would necessarily be multiworded. The effective address is obtained when the instruction adds immediate data—say, 8 bits—to a designated register usually called the index register.



1. Data flow among the major storage areas is shown by broken lines. Bits in the storage locations control the flow.

In computers the index register may contain fewer bits than the immediate address. Hence the register appears to be a displacement with respect to the immediate address. Though the reverse is usually true with microprocessors, the same view can be taken, since we usually increment the index register to access successive words in memory. The index register can be thought of as a base register plus variable displacement.

An effective address may also be formed by *indirection*. In this case, a memory address is first computed by use of immediate data or by indexed addressing. Call this a direct address. Then, its contents are taken as the address of the actual memory location to be read or written. This is indirect addressing, a powerful technique that allows any memory location to serve as a memory address register; its content can be used to point to another possibly arbitrary word in memory.

Use addressing modes to advantage

An example follows on the use of various addressing modes (Fig. 3). Assume we write a routine to manipulate data stored in memory locations A_1, A_2, . . . A_n. All references to these locations are by immediate addressing.

How to compute effective address

1. Use immediate data, given in the current instruction word
2. Use the contents of the memory-address register, which can be manipulated separately.
3. Add together immediate data and a base, or index, register. This technique is called indexed addressing.
4. Use the contents of a memory location which itself is computed using all of the above. This technique is indirect addressing. An example follows:



The final address is 11101 and the data finally accessed are abcde.

2. An effective RAM address can be formed from immediate data, address register, index register or a combination of techniques.



Computation required:
$G_1 = F(\text{Data 1},\ldots,\text{Data 10})$
$G_2 = F(\text{Data 11},\ldots,\text{Data 20})$

- In the program to compute G_1 and G_2, data must be referred to by addresses.
- If $A_1,\ldots,A_{10}$ appear as immediate addresses in the program to compute G_1, this program will not compute G_2.
- If the program uses a memory-address register to point to Data, the register can be initialized either to A_1 or A_{11}. The program then increments the register to compute G_1 or G_2.
- If indexed addressing is available, then a program which computes G_1 will do G_2 if we first add 10 to the appropriate index register.
- Indirect addressing would provide the most flexibility in this kind of problem.

3. An example of data movement illustrates the effect of different addressing modes.

We can apply the routine to different blocks of data, either by successively loading each block in locations $A_1 \ldots A_n$, or by modifying the instructions in the routine to refer to new memory locations. Either alternative can lead to inefficient programming, while the latter alternative is, in fact, impossible if the program is stored in a ROM.

Now consider the case where the original routine used indirect addressing, so that $A_1 \ldots A_n$ contain addresses of data. A simple change of the contents of $A_1 \ldots A_n$ allows the routine to operate on a new block of data located in a different block of memory. Of course, indexed addressing can be used to achieve the same flexibility.

If the new data locations have the same relative displacements as the original block of data, a reinitialization of the index register allows the routine to access new data. Indirect addressing is not even required in this case. But when the relative displacements are not the same, indirect addressing becomes more useful

Accumulator—the essential register

Microprocessors generally have several working registers. However only a single register, usually called an accumulator, is essential, so long as it has access to read/write memory and there are instructions permitting immediate addressing and data manipulation between the accumulator and a memory word. With indirect addressing, even the function of index registers can be accomplished with memory.

The major significance of working registers lies in access time and the bit efficiency of instruction words. It takes far fewer bits to specify one of several previously defined working registers than a memory location. Whether these registers are in an external memory or in the CPU is irrelevant, so long as they can be referenced efficiently. But a faster execution time can be obtained with registers that are separate from memory. They can be accessed for read and write operations without users incurring excessive memory-cycle delays.

The quantity of registers may not be as significant as their quality. For example, can each register be incremented and tested for zero, or is only the accumulator so equipped? If each can, then each register can be used for counting and program loop control.

Which registers can you use for indexed addressing, if any? Can all registers be loaded directly from memory, or can they be loaded only from the accumulator? Which registers can be used as a source or destination for arithmetic/logic operations?

It's difficult to say how many registers are



Current SP value	Operation	Next SP value
2	PUSH	3
7	PUSH	0
2	POP	1
0	POP	7

- TO WRITE data, or PUSH onto Stack, store in location addressed by SP. Then increment SP.
- TO READ data, or POP from Stack, decrement SP. Then read data from location addressed by SP.

4. Last-in, first-out stacks are a common feature of microprocessors. The order of instructions contains address information within the stack.

DATA FORMATS
width: 4, 8, 16 bits, 25 digits
encoding: binary, BCD

ARITHMETIC FUNCTIONS
add { with or without carry bit; between accumulator and register, memory or immediate data; multiple precision possible; possibly with skip if carry out used }
subtract - not always.
multiply, divide { by subroutine or special purpose hardware }
increment/decrement

LOGIC FUNCTIONS
complement
rotate, shift } with or without extra carry/link bit
AND
OR
EXCLUSIVE-OR
compare accumulator (with register, memory or immediate data) and skip

5. Data manipulation instructions. Missing instructions may be performed by a subroutine.

needed in general, or even in any particular application, and the number varies widely in current microprocessors. Some have stack-oriented registers that can only be accessed in a last-in, first-out basis (Fig. 4). This orientation is not a serious limitation, since algorithms can often be planned so the required data always are on top of the stack. Stacked registers have the advantage of being more numerous than individually addressed registers. Also, instruction bits are not required to address them. A stack instruction can refer to only one register, the top register of the stack.

Memory-address registers may be the ordinary working registers, or specially designated ones, such as the program counter. A key register in any computer, this counter points to the next location in memory for an instruction-fetch operation. In addition it's common to have an independently controlled register that points to a read/write memory location. Instructions to load and store the program counter are extremely important, since they permit modification of the instruction sequence. A special advantage results when the counter can be loaded or modified by a value in the accumulator or other working register. This simplifies the control of a program's sequence through computed or external data. Otherwise we would have to rely solely on test-and-branch, subroutine call or fixed jump instructions in program store—where the instructions may not be modifiable.

For example, suppose a microcomputer system must perform certain functions that are selected by an input data word, interpreted as a command for some service. How do we translate this input-bit configuration into the desired computer response? We want to go to a certain program location associated with that command. If we can load the program counter with data, the input command word can be encoded directly as an instruction address. The loading of a portion of the counter causes sequencing to begin immediately at the desired program location.

Alternatively, we can use the input data as an index to enter a table containing program location addresses and load the appropriate address into the counter to cause the desired jump. If program instructions are stored in writable memory, we can modify the address information in a jump instruction before executing it, according to the requirements of the input data.

But if the program is in read-only memory, and the program counter cannot be loaded with data, we must resort to something as complex as the execution of a possibly lengthy decision routine. This routine consists of a sequence of stored instructions that contain all possible desired jumps. Repeated testing of the input data sequences through the decision routine in such a way as to arrive at the desired jump instruction.

One of the most sophisticated addressing modes is found in the National IMP-16. It uses immediate and indexed addressing, either with respect to the program counter or one of two index registers. In addition the IMP-16 permits indirect addressing, either with or without the use of indexing, to compute the effective address. The 256 lower order addresses in the RAM can also

be specified with use of an 8-bit field in the current instruction word.

The simplest data-movement instructions are found in 4-bit microprocessors, such as the Rockwell Microelectronics PPS and Intel 4004. These, as well as the 8-bit Intel 8008 machine, also require separate instructions to load or manipulate a memory-address register, through which all memory references are made. The 8008 contains a single 16-bit memory address register, with 14 bits actually used. The Intel 8080 permits six 8-bit working registers to be used in pairs to provide three 16-bit memory address registers. In addition a 16-bit address for memory reference can be specified by two immediate bytes in certain load and store instructions.

The Fairchild PPS-25 has a unique instruction field for memory references. A mask-programmed repertory of six fields permits assignment of one of six predefined fields in each 25-digit (100-bit serial) register. Only the selected data field is affected by the data movement or arithmetic instruction. A separate program-controlled pointer permits access to any single-digit (4-bit) field.

JUMP, CALL, RETURN } can be conditional or unconditional

BRANCH, SKIP } always conditional

JUMP

Location	Instruction
k:	i
k+1:	i+1
*k+2:	i+2 = JUMP to location m
m:	j

*At this point, the PC was loaded with m rather than being incremented to k+3.

CALL

Same as JUMP except that PC content is saved so we can return to instruction at k+3. A RETURN instruction performs the restoration.

A user can select either an on-page (short) or arbitrary (long) JUMP address in the Rockwell PPS, Intel 4004 and Fairchild PPS-25.

6. Some instructions change the order in which other instructions are executed.

Data manipulation capabilities

Generally the arithmetic capabilities of microprocessors are limited to addition and subtraction, and usually in a binary format (Fig. 5). The Fairchild PPS-25, however, features decimal arithmetic performed on 4-bit BCD-encoded digit fields. And several other machines include special instructions for handling BCD fields. Apart from the PPS-25, data words vary from 4 to 16 bits, so that multiple-word arithmetic is often required. Care must be taken that carry bits are added into the successively more significant fields—a capability that is always available.

Multiply and divide functions must be performed by subroutines in most systems. Or they can be performed in microcode for microcomputers like the National Semiconductor GPC/P, which are microprogrammable.

Microprocessors, especially those designed primarily for calculator applications, may not allow logic operations. For example, the Intel MCS-4 and Fairchild PPS-25 don't have operations like AND, OR, EXCLUSIVE-OR. However, they do permit complement, shift and rotate operations. The usual rotate or shift is by 1, but the National IMP-16 features rotation by an arbitrary amount in a single 16-bit instruction containing immediate data. The execution time is, of course, a function of the number of shifts called out. However, the instruction bit efficiency is high.

When shift and logic operations are omitted, they can usually be accomplished by a sequence of other instructions that are available. For example, "shift left by 1" is equivalent to the addition of a binary number to itself. As long as an individual register bit can be tested—say, by rotation into a carry flip-flop—all logic operations can also be performed whether or not individual instructions for them exist. However, considerable additional time will be spent.

Increment and/or decrement—critical arithmetic functions—can be accomplished along with test-and-skip functions. Such multiple-function instructions are particularly useful in controlling passes through program loops. For example, the Rockwell PPS has a 1-byte instruction that adds a 4-bit immediate field—say, the number 1—to the accumulator. If a carryout is generated (when the register reaches its maximum value), the next instruction word is skipped, but the carry flip-flop itself is not disturbed. The National IMP-16 has an analogous 1-word (16-bit) instruction.

A similarly powerful instruction in the Intel 4004 permits incrementing any one of 16 4-bit registers. If the result is zero, the next instruction in sequence is taken; if not zero, a jump occurs to an immediate location on the same ROM page designated by the second byte of the current instruction. Again, the accumulator and carry flip-flops are not affected. Here, a 2-byte instruction is used that provides a more flexible jump instead of a skip.

An interesting extension of the increment/

decrement capability occurs in the National IMP-16. A memory location can be incremented or decremented with skip if the contents become zero. This feature permits efficient use of memory locations as counters for control functions. Also, the processor's addressing modes specify the effective address of the memory word to be incremented or decremented.

The Intel 8080 also permits a single memory location to be incremented or decremented. Internal flip-flops are affected, so a conditional jump instruction can be used later to test the memory content for zero.

An unusual and powerful feature of the decimal arithmetic in the Fairchild PPS-25 is the ability—through mask-programmed options—to



7 CALLS are nested to a depth of two in this example. Illustration shows the order of execution.

specify one of six fields over which any arithmetic function is to operate. The words are organized with a maximum of 25 decimal BCD 4-bit fields. Hence part of a register can be treated as a mantissa and part as an exponent. Appropriate arithmetic can be performed on these fields under program selection. Otherwise we would have to mask out or store different data separately. An individual decimal field can also be singled out by reference to a pointer register, which is itself under program control.

Decision and control capabilities

Microprocessors use the common convention of sequencing through instructions in order, unless directed otherwise by a decision-and-control type of instruction. The instruction changes the value of the program counter (Fig. 6).

Microprocessors execute JUMPS, CALLS or BRANCHES. The program counter may be changed unconditionally by a JUMP or CALL instruction, or conditionally, depending on the outcome of a specified test. These instructions are called conditional JUMPS, conditional CALLS or BRANCHES.

The difference between a JUMP or BRANCH on the one hand and a CALL on the other (conditional or otherwise) has to do with whether or not the program counter is saved. In a CALL, the program counter (or counter plus 1) is saved. Thus the counter can conveniently be restored to point to the instruction that would have followed the CALL had the instruction stream not been changed by the CALL. The RETURN instruction restores the counter to the instruction following the last executed CALL. RETURNS can be conditional, as well. If the condition is not satisfied, the counter is not restored but is simply incremented once again. It then points to the instruction stored after the conditional RETURN.

A further distinction can be made as to the ability to nest CALLS. Such nesting is illustrated in Fig. 7, where a series of CALLS transfers the program counter to a sequence of instruction blocks. By an execution of a series of RETURNS, the counter eventually returns to a location in the original block.

CALLS and JUMPS can be crucial

The use of conditional CALLS and JUMPS is absolutely crucial to programming (Fig. 8). Essentially they allow programs to respond to inputs rather than simply to deliver the same answers to the same programmed questions. A program must do different things, depending on the condition of the machine: Has a carry been generated? What is the current computer result? Is the number zero? (If it is, don't divide by it.) Has an interrupt or new command been issued? And so on.

All microprocessors allow such conditions as "carry bit set?" and "accumulator = 0?" to determine whether or not a JUMP, CALL or BRANCH is to be executed. Some permit branching as a result of logic levels presented on direct input lines, or individual bits in registers, or program-set flip-flops, or register parity, or a stack-full condition, or still other requirements. Again, the absence of one condition can almost always be overcome by the use of extra program steps. In a common situation, JUMP or CALL occurs if a condition is TRUE. But a symmetrical instruction in which the FALSE condition triggers the JUMP or CALL does not exist. By use of an extra unconditional JUMP or CALL, of course, the deficiency can be overcome.

The address loaded into the program counter when an unconditional JUMP or CALL is executed—or when a conditional JUMP or CALL or BRANCH is executed—may be specified in the same variety of ways in which memory is addressed: immediate or indexed direct; or indirect, through a memory location which itself is

TYPES OF CONDITIONS (JUMP, CALL, RETURN)
True or False on
- carry FF
- zero register (usually Accumulator)
- sign (most significant bit) of register
- parity of register
- programmer controlled flip-flop
- test input

If condition fails, do next instruction in sequence.

3-WAY BRANCH CONDITIONS (FAIRCHILD PPS-25)
example, if (A) < (R), PC←PC + 4 bit immediate data
(A) > (R), PC←PC + another 4-bit field
(A) = (R), PC←PC + 1

SKIP CONDITIONS
- if (R) ∩ M = 0, skip
- if (R) ⊃ M, skip
- if (R) ⊂ M, skip

} National IMP-16

- if Flip Flop = 1, skip
- if R (lower) = 4-bit immediate data, skip

} Rockwell PPS

COUNT AND JUMP/SKIP
- increment R and if ≠ 0, do short JUMP (Intel 4004)
- increment (decrement) M and skip if zero (National IMP-16)
- (A)←(A) + M and skip if carry out
- (A)←(A) + 4 bit immediate field and skip if carry out

} Rockwell PPS

NOTE: (A) = contents of accumulator
(R) = contents of register R
M = contents of memory location currently addressed.

8. A summary of conditional instructions shows the variations possible for JUMP, CALL, RETURN, BRANCH and SKIP.

specified by an immediate or indexed mode. The obvious reason for using JUMPS is to get to a new section of the program. For example, all work routines in some systems may report back to a main executive routine by an unconditional JUMP.

Unconditional CALLS allow us to use one copy of a sequence of instructions, a subroutine, and to enter it from many different routines. For example, a multiply subroutine can be called whenever required in any instruction sequence. With a CALL, a single RETURN as the last subroutine instruction causes the program counter to return to the sequence immediately following the CALL. A nesting facility enables the programmer to write subroutines that themselves call on other subroutines to perform operations. Thus several arithmetic subroutines might call a still simpler subroutine that shifts a register a certain number of places.

The Rockwell PPS microprocessor allows unconditional JUMPS to one of 64 locations on the current 64-word page. The locations are specified by 6 bits of data in the 12-bit JUMP instruction. Unconditional *long* JUMPS provide an immediate 12-bit address in the two successive words of the instruction. The CALL and RETURN instructions are also unconditional.

The short CALL in Rockwell's PPS is an example of indexed immediate and indexed indirect program-counter addressing. The instruction itself specifies an immediate partial address consisting of the six low-order bits of an address. These bits are indexed by a fixed page address, called page 60. When the directly addressed word on memory page 60 is read, its 8-bit content is used as the low-order bits of the program counter. The high-order 4 bits of the counter are automatically set to 1110. Thus the first JUMP is made to an address given indirectly by any one of 64 locations on page 60.

The final JUMP seeks any one of the 256 locations on pages 56 through 59—pages with 6-bit addresses whose high-order 4 bits are 1110. When the CALL is executed, the current program counter is pushed, or placed in the upper register of a two-level stack. The current contents of the top stack register displaces to the second stack register, whose contents, in turn, are lost. Execution of the next RETURN instruction pops the stack.

All conditional instructions in the Rockwell PPS microcomputer are of the form "SKIP next instruction if condition holds." The skipped instruction could be chosen to be an unconditional CALL or JUMP, thereby giving the equivalent of a conditional CALL or JUMP for the complementary condition.

The Intel 8008 has conditional and unconditional JUMP, CALL and RETURN instructions. The CALL and JUMP use 14-bit, immediate addresses only (and thus a 3-byte instruction), and CALL uses a seven-level stack for pushing and popping the program counter. There is, however, a single byte unconditional CALL instruction that pushes the counter and replaces it with an address consisting of all zeros except for bit positions 3 through 5. These are given as immediate data in the instruction. Hence eight short, but frequently used, subroutines can be located in the lower order 64 locations of memory, accessible by exceptionally fast and short CALLS. The 8008 accepts and executes such an instruction on its input bus upon receipt of an interrupt signal. This feature enables direct control by external devices of JUMPS to routines that handle interrupts.

Microprocessor has stack pointer

The Intel 8080 contains a 16-bit register called a stack pointer, which is incremented and decremented automatically by CALL and RETURN instructions. The current program counter is stored in (for a CALL) or loaded from (for a RETURN) a RAM location whose address is given by the contents of the stack-pointer regis-

ter. This permits arbitrary depth nesting of CALLS. But since the memory locations must be reserved for this use, a limit must be set on the depth.

In the National IMP-16, all registers and condition flip-flops can be pushed or popped from the internal 16-level stack, thus providing a convenient way to save the entire state of the processor. Registers and condition flip-flops can also be saved in or restored from the RAM stack area in the Intel 8080, but not in the Intel 8008. This capability is particularly important in interrupt-handling applications.

An unusual feature of conditional instructions in the Intel 8008 and 8080 is the way in which three of the condition flags—ZERO, PARITY EVEN, and SIGN BIT 1—are interpreted. They refer to the register last referenced by an instruction that might change a condition.

The Fairchild PPS-25 has a very flexible control structure. It uses unconditional JUMPS to an address within the same ROM, as specified by 8 bits of immediate data from the JUMP instruction. These 8 bits are interpreted as a signed-2's-complement number that is added to the address of the current ROM location. The feature permits jumping forward or backward a specified amount from the current location. A separate ROM-select instruction changes the high-order bits of the program counter, permitting a JUMP to a new ROM page.

Conditional JUMPS can lead to either two-way or three-way branches. A two-way BRANCH is an ordinary JUMP instruction. Three-way BRANCHES involve either two different modifications of the program counter (both using immediate data) or execution of the next sequential instruction. A pair of instructions selects the desired conditional mode.

CALLS in the PPS-25 are accomplished in two steps. First, the current program-counter value plus 1 must be stored in one of two fields in a special status register. Then an unconditional JUMP or conditional JUMP or BRANCH is executed. The execution does not itself save the content of the counter. A RETURN is accomplished by reloading the counter with the current content of the appropriate status-register field, again after the counter automatically increments once. This second incrementing ensures a skip over the JUMP or BRANCH instruction that followed the original counter storage instruction.

The National IMP-16 exploits its 16-bit instruction word to permit flexibility in generating the addresses for unconditional JUMP and CALL instructions. The counter is loaded with an effective address that is computed from an 8-bit immediate-data field (a signed-2's-complement displacement) that is added to the 16-bit content of an index register. If the indirect mode is selected, this address is used to access a memory location whose content becomes the value for the counter. In the CALL instructions the current counter value is saved in a 16-level stack. The RETURN instruction retrieves the counter value from the top of the stack and adds to it 7 bits of immediate data from the instruction itself.

The Intel 8080 has an instruction that transfers the 16-bit content of two working registers into the program counter, thus causing an unconditional JUMP. The JUMP address originally in the working register could have been obtained by a computation or table look-up operation. The National IMP-16 provides this same flexibility, since the effective JUMP address can be based on an index register content. Or it can be based on the content of one of the 256 lower order RAM locations, in which case an indirect memory-reference mode would be selected.

The conditional instruction in the IMP-16 is a JUMP and provides an 8-bit displacement (7-bit magnitude plus sign) that is added to the current counter value. One of 16 condition flags can be tested, including several externally and internally controlled flip-flops.

Input/output capabilities

The nature of the microcomputer interface and the I/O instructions vary considerably from one system to another (Fig. 9).

A basic scheme employed in the Intel 8008, 8080 and the National IMP-16 provides bits on the address bus for both input and output instructions. With an INPUT or OUTPUT enable pulse, these instructions can be used to select an I/O device. Then the microprocessor either puts out the accumulator contents as OUTPUT data or gates the input bus content to the accumulator. The address-bus bits in the Intel machines come from the current instruction word; in the IMP-16, they are more general, being formed by an addition of immediate data from the instruction and the content of an internal working register.

The Rockwell PPS system uses immediate data for device selection, but then it provides a bidirectional data exchange in the same cycle. The 4 bits in the accumulator go out on 4 bits of the instruction-data bus. This is followed by a loading of the accumulator from the remaining 4 bits of the same 8-bit bus. The INPUT instruction for the Intel 8008 also outputs the accumulator before loading it from the main instruction-data bus. Hence every executed INPUT instruction can also be used to output data to the same peripheral address.

The Intel-4004 uses I/O ports that are asso-

Example: Intel 4004
(I/O ports are associated with special ROM and RAM devices bus-connected to the 4004 microprocessor)

Ports
- a RAM output port (4 bit, latched)
- a ROM I/O port (4 bits, mask programmable to specify direction)

Selection
- one (or two) set-up instructions select a ROM and RAM device

Data transfer
- (A)←input port bits on ROM
- ROM output PORT bits←(A)
- RAM output latch←(A)

Example: National IMP-16

Selection
- (R) + 7 bit immediate field is transmitted as a 16-bit device address/enable, accompanied by an I/O enable signal It is sent to the Address Resister.

Data transfer
- A←(external device)
- (external device)←A

9. Input/output instructions combine a selection and data transfer operation. These can be triggered by successive instructions or by a single combined instruction.

ciated with the ROM and RAM devices of a complete MCS-4 system. A ROM and RAM are selected by separate instructions. The I/O port of the ROM—each of 4 bits is mask-programmed as either an input or output terminal—and the latched RAM OUTPUT port can be read or written with an appropriate 8-bit instruction.

The Fairchild PPS-25 uses a set of I/O commands to control special I/O devices designed for use in this system. In addition it contains an unusual direct 8-bit (serial) input to the ROM address register. Data on this input are added to the ROM address register. Also, a special instruction loads serial data into the active status register, where each bit can be interrogated as an individual flag.

Bibliography:

"IMP-16C Application Manual," Publication No 4200021B, June, 1973, National Semiconductor, Santa Clara, Calif. 95051.

"MCS-4 Microcomputer Set Users Manual," Revision 4, February, 1973, Intel Corp., Santa Clara Calif 95051

"PPS-25, Programmed Processor System Preliminary Users Manual," October 25, 1972, Fairchild Semiconductor, Mountain View, Calif. 94040.

Wickes, W. E., "Parallel Processing System (PPS), Application Notes," Publication 2518-D-17, January, 1973, Rockwell Microelectronics Div., Anaheim, Calif. 92803.

"8008 8-bit Parallel Central Processor Unit, Users Manual," Revision 4, November, 1973, Intel Corp.

"8080 Preliminary Specifications," Revision 1, Intel Corp.

MOS/LSI Microcomputer Coding

C. DENNIS WEISS, PH.D.
Bell Telephone Laboratories, Holmdel

Engineers who incorporate MOS/LSI microcomputers in their designs face a critical need: conversion of system algorithms into instructions that can be loaded directly into the system's memory.

IC manufacturers are giving more and more attention to this phase of design, generally called coding, with improved tools and techniques to simplify the designer's task.

The basic tools available are these:

- Assemblers.
- Editors.
- Loaders.
- Compilers.
- Microprogramming.

Fig. 1 shows the primary function of the first four tools. In addition hardware or software simulators are available for program testing and error locating.

Assembly language: the most appropriate

An assembly language, the most common for microcomputer programming, has these features: symbolic operation codes; labels that refer to memory locations—instruction or data; and symbolic names for operands, such as registers, condition flip-flops and test conditions of conditional instructions (Fig. 2).

For example, in the Fairchild PPS-25 the instruction[1]

$$(R_{ij}) \leftarrow (A_j) + (R_{kj})$$

replaces the contents of register R_i with the sum of the contents of the accumulator and register R_k. However, only a designated field, j, in each register is involved in the addition. The Fairchild assembly-language equivalent reads

ADD Y, X, T.

Here Y represents the name of a destination register, X the name of a source register and T a previously selected code that represents the field over which addition is to take place. The possible codes of T, with their meanings, include the following:



1. Preparation of the binary code to be placed in read-only memory can be simplified by use of a compiler or assembler and an editor and loader.

TOTAL:	Total field,
FRAC:	19 (left-most) digit fractional or mantissa field,
LSD:	Least significant digit,
PFIELD:	Digit selected by pointer register.

In the Intel 8008, consider this conditional CALL instruction: PC↓S and (PC)← 14 bit immediate field, if condition holds; otherwise do next instruction. PC refers to the program counter and S represents a last-in, first-out stack.

Such an instruction in the Intel assembly language is written

CTX PLACE.

X refers to C, Z, P or S, which mean, respective-



2. Part of an assembly-language program (a) illustrates the basic language features. The same program segment appears in the Intel 8008 assembly language (b).

A line of source tape

```
LD  ACϕ ,@.+10
```

This says LOAD register ACϕ indirectly, through the address given by adding 10 (octal) to the current value of the program counter (denoted by ·)

A line of the list tape

```
10 000 9109 LD ACϕ ,@ +10
```

10 = line number in assembly language program (on source tape)
000 = location of the instruction
9109 = hexadecimal representation of the 16-bit machine language word
LD ACϕ, @ .+10 = assembly language statement written by programmer on source tape

A line of the object tape

```
1001000100001001
```

This is a 16-bit machine language equivalent of the instruction above

3. The assembler,—a program,—converts a source tape to a list tape and absolute object tape in this example from the National IMP-16.

ly, Carry = 1, Result Zero, Parity Even and Sign Bit 1. PLACE is the label associated with any other instruction in the sequence being assembled.

Hence the statement

CTP STEP1

causes the microcomputer to call STEP1 conditionally. The processor saves the program counter and replaces it by the address labeled STEP1, if the parity of the register last operated upon was even. Otherwise the instruction that follows would be executed.

The sequence

```
INB
CFP  STEP1
JMP  STEP2
```

increments register B, calls to STEP1 if the parity of register B is odd or performs an unconditional JUMP to STEP2 if the parity is even.

The assembler can read a source tape or file with statements written in the symbolic assembly language (Fig. 3). Also, the assembler can construct various tables from the source file and produce an output object tape, or file, with binary numbers for the microcomputer.

For example, in the Fairchild PPS-25,

ADD B,C, FRAC

appears in the object code as

From left to right, 000 is the operation code for ADD; 100 is the Fairchild code for the B register; 101 is the code for the C register, and 010 represents the mask-programmed code to select the left-most 19-digit field of a register.

For the Intel 8008,

CTP STEP1

appears as the 3-byte instruction,

```
01111010
00110000
xx001110.
```

STEP1 is assumed to be an instruction stored at binary location 0011100011000. The last two bytes give, respectively, the low 8 and high 6 bits of the address. The bits marked x are "don't cares" for the 8008. The assembler could substitute any bit pattern, since the machine ignores these locations.

The assembler—a program

The assembler is a program that must be run on some computer. One assembler program—from Intel—can be loaded into several pROM or ROM chips and executed by a microcomputer of the type for which it is assembling. These are called "hardware assemblers," because they run on the hardware itself.

A more common situation is one in which the

```
        NUMBERS OCTAL
        ORIGIN 0
ENTRY 1 LOAD R1, MEM 1
        LOAD R2, MEM 2
* * *   'LOAD' IS UNDEFINED OP-CODE * * *
ENTRY 1 COMPARE R1, R2
* * *   DUPLICATE ADDRESS LABEL * * *
        JCOND PLACE
* * *   'PLACE' is UNDEFINED ADDRESS
        LABEL * * *
* * *   OPERAND MISSING * * *
        JUMP FINISH
        STORE R1, MEM; if R1 > R2, EX-
        CHANGE
* * *   'MEM' UNDEFINED * * *
        STORE R2, MEM 1
FINISH  HLT
* * *   'HLT' IS UNDEFINED OPERATION * * *
MEM 1   = 1732
MEM 2   = 1840
* * *   NUMBER IS INVALID OCTAL * * *
          END

        NUMBERS OCTAL
        ORIGIN 0
ENTRY 1 LOAD R1, MEM 1
        LOAD R2, MEM 2
ENTRY 2 COMPARE R1, R2
        JCOND GREATER, PLACE
        JUMP FINISH
PLACE   STORE R1, MEM 2; if R1 > R2, EX-
        CHANGE
        STORE R2, MEM 1
FINISH  HALT
MEM 1   = 1732
MEM 2   = 2040
        END
```

4. An assembler provides error messages that start with "* * *" in a program with errors (top). The corrected program appears at the bottom.

assembler itself is written in Fortran. With minor modifications, the program can be run on any computer that compiles Fortran programs. Thus the designer prepares source programs, assembling them on some other computer, to obtain the object tape for the microcomputer. The Fortran-written assemblers are often made available to users through various national time-sharing, computer-service companies.

Assemblers contain pseudo-operations

Assemblers provide more sophisticated features. These are usually pseudo-operations, or assembler instructions, that do not assemble into microcomputer instructions directly but control the assembly of instructions that do. The more significant and common psuedo-ops are as follows:

▫ NUMBER SYSTEM (B,O,D). If B is written, all literals that appear in operand fields are interpreted as binary numbers. Similarly O and D establish octal and decimal modes.

▫ ORIGIN. The statement ORIGIN 256D causes the next instruction to be stored at location 256 (decimal). Consecutive locations are used until another ORIGIN statement appears.

▫ COMMENTS. It's common to intersperse English text in a source file that contains assembly language. With the selection of a symbol, such as "/" or ";" or ":", the assembler ignores all symbols to the right of the selected one on each line of source text. But the assembler reproduces the symbols in the final list file.

▫ EQUAL. A statement such as R1 = PLACE establishes that PLACE, and R1 can be used interchangeably as names of register R1. The statement DATA1 = 53D causes the contents of DATA1 to be taken as 53 (decimal).

▫ DATA GENERATING STATEMENT. A statement such as TABLE D 7, 53, 29 creates three data words stored in successive locations in memory. The first location is labeled TABLE.

Assemblers give error messages

The ability of assemblers to detect and point to a variety of errors in source statements is one of their most valuable features (Fig. 4). These errors are syntactic—they deal with misuse of the actual language. Assemblers normally cannot catch logic errors in the program, errors of intent or other subtle problems. A statement that contains an error is printed in the list file with a code letter—a flag—beside it. Or the entire error message may be printed.

Some common errors that can be detected include duplicate address label, undefined label and unrecognized instruction mnemonic (due perhaps to the misspelling of an operation code). Other detectable errors include undefined operand field names, wrong number of operands and an invalid number in the number system chosen. In addition an assembler could be made to detect the error of an address referred to the same ROM page, as in a short JUMP when a long JUMP is required.

Not all errors of syntax are flagged in current microprocessor assemblers. For example, when the labeled address for a JUMP or CALL instruction is not the start of an executable instruction, the error is not generally detected.

A macro facility—a deluxe feature in assemblers—is very useful when similar sections of

code are used repeatedly but variations preclude the use of conventional subroutine techniques. A macro consists of a sequence of code or a routine that is defined with such parameters as data values, addresses, labels, or even instructions. An expansion of a macro involves a specific copy of this sequence in which all parameters have assigned values.

For the assembler to produce an expansion of the macro, only a single statement need be written—if you assume that the macro definition has already been given to the assembler. This statement appears at the location at which the expansion is to begin, and it contains a list of the values to be assigned. The assembler creates the complete expansion where requested.

Editors make changes

Editors are interactive systems that allow designers to prepare a program, or text, and to make changes with simple commands. Time-sharing services, which provide remote access to microcomputer assemblers, have such editor systems. Hence designers can prepare assembly-language programs and correct them. They can add documentation and store, combine and retrieve programs. And they can output programs onto paper tape and printers with relative ease.

Once a program has been written, assembler-flagged errors corrected and a binary object tape, or file, created, the program must be loaded into the memory of the microcomputer system.

Assembled programs can be loaded into mask or field-programmable ROMs. They can also be loaded into RAMs, in which case a small bootstrap loader is required. The latter may be a minimal program loaded into several ROMs or pROMs. This bootstrap program has just enough capability to read an object tape of a complete loader program, which is placed on a tape reader under microprocessor control. More often, the bootstrap loader contains the entire loader program, and all RAM space is available to load the application program.

Application programs can be conveniently tested in RAM before they are committed to ROMs or pROMs. However, if they are to be used in RAMs in the final system, a startup or restart procedure is needed. The procedure permits bootstrapping of the microcomputer into operation. A permanent loader is required in read-only memory.

Advanced loader features

The most elementary binary loader simply reads successive words on the object tape and writes them into successive locations of RAM memory. The loader generally starts at a fixed origin. A relocating loader is more complex and not generally available. The reloading loader uses a special object tape and the desired origin data to automatically adjust the program addresses and load the resulting binary instructions.

With a basic binary loader, the same flexibility can be achieved by reassembly of the original source tape or file, but with a change of the origin using a suitable ORIGIN pseudo-operation.

Another feature of more advanced loaders is linking capability. Here program segments or routines with undefined labels or names can be loaded. The loader supplies missing cross references between the separate routines. Again, this feature can be achieved by reassembly of the entire collection of programs.

A PL/M statement

```
DECLARE (X,Y,Z) BYTE; IF X > Y THEN Z =
  X - Y + 2, ELSE Z = Y - X + 2
```

An equivalent set of assembly language statements for the Intel 8008

```
        ORG 4000
BEGIN   LLI LOW X
        LHI HIGH X
        LAM,            accumulator contains X
        LLI LOW Y
        LHI HIGH Y
        LBM;            B-register contains Y
        SUB;            Subtract B-register from
                        accumulator
        JTS LOC2;       if result negative, jump
                        to LOC2.
LOC 1   ADI 2.          add 2 to accumulator
        LLI LOW Z
        LHI HIGH Z
        LMA;            store answer in the loca-
                        tion for Z
        JMP FINISH
LOC 2   LCI 377
        XRC;            accumulator bits
        ADI 1:          complemented
                        2's complement of X-Y in
                        accumulator
        JMP LOC1
FINISH  HLT
LOW X   EQU 70;         word address of X
HIGH X  EQU 10;         page address of X
LOW Y   EQU 71
HIGH X  EQU 10
LOW Z   EQU 72
HIGH Z  EQU 10
        ORG 4070
LOC X   DEF 0,          X = 0 initially. Value as-
                              signed elsewhere
LOC Y   DEF 0;          Y = 0 initially
LOC Z   DEF 0:          Z = 0 initially
```

5 A short, readable compiler statement corresponds to many assembly-language statements.

Compilers translate languages

A compiler is a program that accepts as input data another program, written in a so-called

- Errors in basic system design
  - difference between intended or desired operation and that achieved
- Errors in basic algorithms
  - incorrect algorithm
  - wrong strategy
  - algorithm takes too long to execute
  - arithmetic accuracy or precision unsatisfactory
- Errors in implementation
  - logic error
    - off by one count
    - conditions reversed
    - data stored in wrong order
    - microcomputer hangs up in a loop
    - data destroyed by overstore
    - wrong register used
  - coding errors
  - wrong instruction
- Errors in hardware
  - marginal operation
    - races
    - propagation delays too great
  - wiring error
  - interface signals incorrect
  - peripheral device operated improperly

6. Many potential sources of error exist in a microcomputer design.



EXAMPLE

INPUT TO SIMULATOR

The program itself (machine language instructions produced by an assembler)

A list of simulator commands

```
SET PC = 0, REGISTERS R1 = 1, R2 = 1,
  R3 = 1
SET MEMORY LOCATIONS MEM (100)
  TO MEM (150) = 0
STOP SIMULATION AFTER 20 INSTRUC-
  TIONS
DISPLAY REGISTERS R1, R2, R3
DISPLAY MEM (100) TO M (103)
DISPLAY OCTAL
START
```

OUTPUT OF SIMULATOR

```
R1 = 5  R2 = 10  R3 = 73
MEM (100) = 0
MEM (101) = 377
MEM (102) = 264
MEM (103) = 113
```

7. Commands to a simulator allow designers to verify that a program is correct

source language. The compiler then outputs another program, written in what is called the target language. The latter can be either the assembly language or a machine language.

The source language is usually a high-level language, in which the instructions or commands are much more powerful than those of the target language. Examples of source languages are FORTRAN, COBOL, APL, ALGOL or PL/1.

Compilers make the programmer's job easier because they provide a language that requires fewer statements for an algorithm. Compilers eliminate the need to write detailed codes to control loops, to access complex data structures, or to program formulas and functions.

For example, a compiler from Intel has a subset of PL/1 instructions as its source language. The subset language is called PL/M.[2] An example from PL/M illustrates the powerful nature of the source-language instructions:

```
DECLARE (X,Y,Z) BYTE;
IF X > Y THEN Z = X - Y + 2;
ELSE Z = Y - X + 2.
```

The PL/M statements are converted by the compiler into a sequence of assembly-language instructions. The instructions compute Z after they test to see if X > Y. If X is bigger, then Z = X − Y + 2 is computed. If X ≤ Y, then Z = Y − X + 2 is computed. X, Y and Z refer to the contents of three, single-byte locations established by the DECLARE statement.

Fig. 5 shows an equivalent sequence of instructions written directly in the assembly language of the Intel 8008. Notice how much more difficult the instructions are to understand, despite the comments. And notice the increased amount of writing required, even without comments.

The use of higher-level languages has its limitations. Although errors may be reduced because of the lessened detail, new problems can be caused by failure to understand all the conventions built into the compiler. There is also invariably some loss in efficiency in compiler-generated code.

If you rely too heavily on a compiler, your mode of thinking may be too far removed from the actual microcomputer capabilities. While programs are compact, easy to read and much easier to write, the net result may be excessive storage space and slower execution.

One solution is to write routines that are typical for an application in both the compiler's source and assembly languages. The comparison helps to determine any loss of efficiency and how significant the loss may be.

A compiler that produces assembly-language code—and not simply machine-language words—permits the use of an assembly listing for tests and verification. Also, such a compiler lets the designer eliminate redundant data movement.

Microprogramming tailors designs

Some microcomputers—the National GPC/P,[3] for example—can be tailored to design requirements through use of a mask-programmed control ROM. In effect, the designer can choose, within limits, the basic machine-language instruction set if he writes the microprogram.

This flexibility simplifies use of a microcomputer as an emulator of another computer. The instruction set of the other computer is microprogrammed into the microcomputer control ROM. Execution of a program instruction corresponds to selection of the equivalent microroutine.

Microprogramming can also be used for critical, short routines in applications where speed is of the essence. The routines can be executed faster when written in the basic control language of the microcomputer. A single machine-language instruction triggers the routine.

The microprogram instructions are more elemental than the usual machine-language instructions. Each instruction controls limited, simple operations in the microcomputer. A sequence of instructions is required for most machine-language instructions. Hence many instructions are required for an entire computational routine.

Simulator tests programs

Many potential sources of error exist in a microcomputer program of even modest complexity (Fig. 6). A software simulator provides one of the most useful tools for testing programs.

Input data to the simulator consist of an assembled program, or object file, written for the microcomputer. In addition various commands are available to control the simulated execution of the program (Fig. 7).

The simulator output contains representations of the contents of various registers, flags and memory locations. These are shown as they would appear inside the microcomputer. The simulator commands allow designers to obtain selected outputs at simulated instants. A listing of simulator commands similar to those for the Intel 4004 and 8008[4,5] appears in Fig. 8.

- Start simulation
- Stop simulation after a given number of cycles of simulated instructions
- Stop simulation when the processor reaches a specified instruction or memory location
- Stop simulation when the contents of a specified memory location are altered
- Display any registers, flags, program counter, stack contents, I/O ports, or memory locations specified in a command and range list
- Trace the simulated microprocessor by displaying elements such as registers whenever an an instruction is fetched from the memory region specified in a range-list
- Display the number of instruction states used by the microprocessor since the last simulator initialization.
- Set specified memory locations, registers and I/O ports to specific values to initialize a run
- Interrupt the simulated microprocessor and force a CALL instruction

8. A variety of simulator commands is available to test microcomputer programs

- Hardware exercisers
- Test programs for RAMs
- Logic subroutines for microcomputers which do not have basic logic type instructions
- Decimal arithmetic routines
- Transcendental function routines
- Data format conversion routines
- Teletype or tape drive interface programs

9. Program libraries contain frequently used programs

As with all computer systems, microcomputer program libraries are beginning to form, with contributions from vendors and users. A brief listing of frequently used programs appears in Fig. 9.

References:

1. "PPS-25, Programmed Processor System Preliminary Users Manual," October 25, 1972, Fairchild Semiconductor, Mountain View, Calif. 94040.
2. "A Guide to PL/M Programming," July, 1973, Intel Corp, Santa Clara, Calif 95051
3. "General Purpose Controller/Processor (GPC/P)," Publication No. 4200005A, National Semiconductor, Santa Clara, Calif. 95051
4. "MCS-4 Microcomputer Set, Users Manual," Revision 4, February, 1973, Intel Corp
5. "MCS-8, 8008 Simulator Software Package," November, 1972, Intel Corp.

Microcomputer I/O Capabilities

ANDRE G. VACROUX
Bell Telephone Laboratories, Holmdel

Most buyers of microcomputers are dazzled by the intricacies of CPU-chip design, but the usefulness of a microcomputer depends closely on its ability to exchange data with peripheral devices. A word to the wise: Explore the I/O architecture before you buy.

A microcomputer's I/O architecture breaks down into these areas:

- Transfer techniques.
- Instruction formats.
- Busses.
- Bus structures.
- Interrupt schemes.
- Memory-access techniques.

Three kinds of I/O transfer techniques

Most microprocessors allow for three types of I/O transfer techniques—programmed transfer, interrupt-program control and hardware control. In the first two cases, found in most simple applications, the microprocessor controls the transfer. In the third case, system hardware controls transfer.

When all I/O operations are under program control—with all instructions to receive or transmit information included in the program—data are transferred whenever the corresponding instruction is executed.

To transfer data, the program addresses a peripheral device with an input or output command. In some cases the program must first check the availability of the peripheral by checking its status and waiting until it is ready. Typical of this approach are applications where information is entered one character at a time—as from a keyboard. In such cases the microprocessor must spend significant "overhead time" waiting for the data to be entered. This isn't a disadvantage in desk-calculator applications, in which the CPU does not have other functions to perform. But it might not be acceptable in a real-time monitoring system.

The interrupt-program approach requires a



1 I/O bus structures employ several schemes. A radial system is the simplest, but it limits the number of I/O units (a). A party-line system reduces the number of lines needed for a distributed system (b). The latter system also comes in a daisy-chain version, which connects devices serially.

smaller I/O overhead than that of programmed transfer. I/O devices can signal the microprocessor by an Interrupt whenever they are ready to transmit or receive information. When information is received and identified, the microprocessor interrupts its normal program, stores its state and jumps to a subroutine that allows it to perform the transfer operation. Once the interrupt has been serviced, the microprocessor returns to the state at which it was interrupted or some other predetermined state, and it resumes its normal operation.

This approach allows the microprocessor to spend a minimum of time servicing an I/O device. Hence it can perform more operations or handle more peripherals.

Hardware control of information transfer was not used much in early microprocessor applications, but most newer CPUs can accommodate it.

The method requires a significant amount of additional hardware, since the I/O device must initiate and control the data transfer directly into or from microcomputer memory.

But the software support is minimal. It is limited to the initiation, termination and recovery aspects of the transfer. These aspects are performed automatically without microprocessor intervention.

The hardware-control approach, also known as direct-memory access or data break, can be used to transfer blocks of characters directly between a peripheral device—such as tape, cassette or floppy disc—and the main microprocessor memory.

I/O instruction formats differ

The handling of programmed I/O operations varies significantly from one microprocessor to another. Most microprocessors have special I/O instructions of varying length. But some don't have any; the I/O ports are treated as if they were RAM locations.

One of the simplest examples of a special I/O instruction is that of the single-byte instruction, with a different word for each I/O port. Typical is the I/O instruction format of the Intel 8008:

01 RRM MM1.

The five RRMMM bits define 1 of 32 (2^5) possible I/O operations, where RR = 00 implies one of eight input operations and RR ≠ 00 one of 24 output operations.

The Mostek 5065 has two types of single-byte instructions. One provides the usual I/O operations for 16 input and 16 output ports:

Input accumulator command 01 10 XXXX
Output accumulator command 01 00 XXXX

The second type has this form:

Input accumulator skip 01 11 XXXX
Output accumulator skip 01 01 XXXX

During the execution of these I/O instructions (which can be used to access either the same or different I/O ports, depending on system configuration), the CPU tests a flag bit, which may be controlled by the addressed peripheral. Whenever the flag bit is a ONE, the next two bytes of instruction are skipped. This option simplifies the dialogue between CPU and peripheral. Depending on a peripheral's state of readiness, the program can perform an immediate branch.

Despite the extreme simplicity of the I/O instructions for the Intel 8008 and Mostek 5065, this approach limits the number of I/O ports that can be addressed. With the 8008, the number is 32; with the 5065, it's 64. In addition, 1/8 (32/256) or 1/4 (64/256) of the possible instruction words are used for I/O alone. Hence few combinations are left for other purposes.



2. Peripheral devices can be polled periodically to find if any need service. However, this simple technique can be time-consuming

Some microprocessors use a multibyte I/O instruction, although here, again, there are significant variations. Intel's 8080, for example, employs a 2-byte I/O intruction with the following form:

1 1 0 1 X 0 1 1
A A A A A A A A

The first byte specifies an input or output instruction (depending on the value of X). The second byte distinguishes between as many as 256 input or output devices. Hence a few combinations of instructions allow the use of many I/O ports. However, twice as many bytes of control memory are needed.

A different 2-byte I/O instruction is found in the Rockwell PPS-8. The microprocessor is designed to operate with up to 16 performance-enhancing I/O devices, each of which has two 8-bit ports. Software controls the devices, and internal registers store control and status information. The I/O instruction has this form:

0 1 0 0 1 1 1 0
A A A A X C C C

where the first word indicates an I/O operation. AAAA defines one of 16 I/O devices, X specifies

an input or output operation and CCC determines which register within the device is being accessed by the CPU.

From a comparison of the I/O instructions of the Intel 8080 and the Rockwell PPS-8, you can see that there is a tradeoff for a given number of instruction bits. The tradeoff is the total number of I/O ports vs the intelligence built into the interface devices.

However, it's almost always possible to use memory addresses for I/O devices. I/O ports are considered as if they were RAM locations; an input is performed by reading memory and an output by writing into it. Though a program may look somewhat more obscure (I/O operations become more difficult to spot if the program isn't documented), operations performed on input data can be those associated with RAM data. For example, add, compare and test bits. This technique also allows for a number of I/O devices, limited only by the size of the memory that can be addressed by the microprocessor.

This approach has been chosen by Motorola for its M6800 microprocessor, which doesn't have any instructions reserved for I/O. The number of bytes for I/O operations—typically one to three—depends on the type of operation and on the addressing mode. Special peripheral circuits in the M6800 family—such as the Peripheral Interface Adapter or the Asynchronous Communications Interface Adapter—are designed to be compatible with this approach.

The new National PACE processor doesn't have any special I/O instructions either. Like the Motorola M6800, it relies entirely on the addressing of I/O ports as if they were memory locations. Hence all memory-reference instructions can be used to perform I/O operations.

Information travels on busses

Parallel lines and control logic, referred to collectively as the I/O bus, transfer information between microprocessor and I/O devices. The bus contains three types of lines: data, device address and command.

Data lines consist either of one bidirectional set or two unidirectional sets. In the latter case, one set is used exclusively for inputting of data to the CPU and the other for outputting of data. In most cases the width of the bus—number of lines—equals the word length of the microprocessor.

Device-address lines are used to identify I/O devices. The theoretical maximum number of available address lines changes significantly from one microprocessor to another. It depends on the way I/O operations are handled. The number of I/O ports can vary from 32 (or 2^5, as in the Rockwell PPS-8 or Intel MCS-8) to 65 k (or 2^{16} as in the Motorola M6800 or National IMP-16).

Command lines allow a peripheral to indicate to the CPU that it has finished its previous operation and is ready for another transfer.

Other lines are also present. You can find interrupt lines on which devices request service, enable or disable lines that can be used to control the interrupt, as well as lines that provide timing whenever required.

The different busses are frequently combined on the same lines to simplify construction and, in some cases, to reduce costs. However, this may increase the number of control lines. The extra lines are needed to extract the necessary information from the common bus.

Three ways to structure the I/O bus

I/O bus structures can take three different forms: radial, party-line or daisy chain (Fig. 1).

A radial-bus system connects each I/O device to the microprocessor through a dedicated set of lines. It does not allow the connection of more than one I/O unit. Because of its simplicity, a radial bus provides a convenient solution, although it isn't usually compatible with the limited number of CPU pins. However, it is a possibility with the Rockwell PPS-4 system.

A party-line bus is time-shared for data transfers between the CPU and many I/O devices. It must provide means of identifying which device is being called on at a given instant. It does not allow the simultaneous use of more than one I/O unit. All devices are accessed in parallel, and the choice of one or another is controlled entirely by the microprocessor. This bus structure would be justified mainly in the case of a distributed system, since it would significantly cut the number of required lines.

A daisy-chain bus is very similar to the party-line, except that the connections are made in serial fashion. Each unit can modify the signal before passing it on to the next device. This approach is used mainly for signals related to interrupts or polling circuits. Whenever a device requires service, it blocks the signal. A priority is thus established, since the devices that are closest to the microprocessor have the first chance to request service.

The Fairchild F-8, for example, uses the daisy-chain concept to organize its interrupt priorities. Each RAM or ROM chip—which also provides I/O ports—can accept one interrupt input. And each chip can connect to its neighbors to establish priorities. The daisy-chain technique is also used in the Rockwell PPS-8.

Generally a system's bus structure depends on the CPU used. Pin-limited, first-generation CPUs have a single bus that must be time-shared between memory addresses, instructions, input and



3 An ideal interrupt-service routine automatically saves the state of the microcomputer and then restores it after the interrupt has been handled.

output data, device addresses and control signals. This time-sharing requires involved peripheral circuitry, consisting of numerous latches, multiplexers and timing circuits. Also, output information has to be latched before it can be directed toward the appropriate output device—usually another latch. Hence output bus structures usually have to be of the party-line type.

In second-generation microprocessors more than twice as many pins are available. Typically there is a bus for addresses and another for instructions and data, and most control signals are directly accessible. Although some time-sharing still is needed, there's no need for two-stage buffering between the CPU and output device. Nevertheless I/O busses employ a party-line configuration.

Moreover more microprocessors are allocating one or more pins for external flags. For example, the National IMP-16 has two flag bits, while the newer PACE chip offers four external flags. The Mostek 5065 has one external flag. All of these flags simplify programming when a single bit of information has to be exchanged.

Interrupts need servicing

Some applications require that a peripheral device be serviced as soon as possible after some external condition has occurred. In some cases, especially when the microcomputer is not very busy, this can be done by program control. But most frequently it's necessary to establish some sort of interrupt structure that allows asynchronous external events to change the processing sequence.

When interrupt facilities are not available, the only way to find out whether a device requires servicing is to interrogate it periodically by inputting a status bit and testing it. When the need for service is identified, the program branches to a special subroutine, at the end of which the program returns to its regular operation.

This technique is quite easy to implement (Fig. 2). But significant time could elapse between the moment service is requested and the moment the processor recognizes it. The time can be lessened if the program sits on a small interrogating loop (dashed line in Fig. 2) or, if the microcomputer is programmed to interrogate the inputs frequently. Neither case, however, represents efficient use of a microcomputer.

To eliminate wasteful loops without sacrifice in speed, most microprocessors have at least one interrupt input. Whenever an interrupt occurs, the microprocessor terminates the instruction it is executing and branches immediately to a service subroutine (Fig. 3). Ideally the subroutine should do the following:

- Save the microprocessor "state"—all the information contained in the accumulator, the registers and the internal flag flip-flops. (This operation isn't always simple.)
- Acknowledge the interrupt signal on a special line, when it is available.
- Perform the operation called for by the interrupt.
- Restore the state of the machine.
- Resume execution of the program.

The elapsed time between interrupt and the start of the interrupt-handling subroutine is called the "response time." The difference between the total time elapsed and the actual execution time is referred to as the "overhead." Both times should be kept as low as possible.

Interrupt capabilities vary

The capabilities of microprocessors can vary considerably in the way they save the state upon receipt of an interrupt request and restore this state upon completion of servicing. For the Intel 8008, for instance, an extensive amount of software is required. And additional hardware is necessary for saving, at least temporarily, the accumulator and one of the registers. You could avoid the external circuitry by reserving two of the seven internal registers exclusively for status



4. Either an enable/disable function or a priority structure can be obtained readily for a microprocessor that has neither. A conventional input port can be used to control the interrupt input.

saves. But speed and program efficiency probably would be impaired.

Newer microprocessors, such as the Intel 8080, Motorola M6800 and National PACE, have special instructions that save the state of the microcomputer by pushing status information into a push-down, or last-in first-out, stack.

For those applications that have few interrupt sources, the Mostek 5065 offers a unique solution: It incorporates three independent sets of accumulators, program pointers and link flip-flops. Whenever an interrupt occurs, the processor can simply shift from one level of operation to the next, thus making status saves and restorations unnecessary.

Recent microprocessors—such as the Intel 8080, Mostek 5065, Motorola M6800 and Rockwell PPS-8—have Interrupt Enable and Interrupt Disable instructions that set or reset an internal interrupt-control flip-flop. These allow the disabling of the interrupt request, whenever necessary. In microprocessors not having this feature, the only way to achieve the same result is to use external hardware to gate the interrupt signals. The hardware, in turn, can be controlled by a conventional output (Fig. 4).

The Mostek processor employs two special instructions to control the enabling or disabling of its interrupt. The first has the form

0 0 0 0 0 1 0 M_1 M_0,

which allows a designer to enable either Interrupt 1 (M_0) or Interrupt 2 (M_1) or both, by making the appropriate bit a ONE.

The second instruction has the form

0 0 0 0 0 1 1 M_1 M_0,

which allows a designer to disable either Interrupt 1 (M_0) or Interrupt 2 (M_1) or both, by making the appropriate bit a ONE.

The PACE microprocessor has a status register that reserves 6 of its 16 bits for interrupt control. One of these bits can disable all of the interrupts. It is automatically set to a ZERO by the interrupt service routine, but it can be reset by software. The five other interrupt-control bits each enable or disable one of the four interrupt inputs or a built-in interrupt that is generated when the stack is full or empty.

To control the status bits, however, you must use a few instructions. These load one of the accumulators or registers with the information and then duplicate it in the flag registers.

Each source of an interrupt signal is usually associated with a program-controlled Arm flip-flop. A programmer can enable (Arm) or disable (Disarm) one interrupt source without affecting the others. Until the recent introduction of improved support circuitry, this feature could be implemented only with external hardware under output control.

Assigning priorities to interrupts

Interrupt requests are frequently assigned priorities. Whenever two interrupts occur simultaneously, the one with the higher priority is considered first. Furthermore a higher-priority interrupt can interrupt the service routine of a lower-priority interrupt. Most microprocessors don't have built-in priorities, and these must be handled either with software, external hardware, or both.

Among the exceptions are the Mostek 5065, which obtains two levels of interrupts through two pins. Also, National's PACE assigns priorities to its four interrupt inputs, and so does the Toshiba TLCS-12 to its eight interrupt inputs. Of course, the daisy-chain structure in Fairchild's F8 or Rockwell's PPS-8 automatically provides priorities.

Most microcomputers have a single-level interrupt: The interrupt causes a transfer of control to a preassigned memory location that contains the beginning of the programmer's interrupt-processing routine. When more than one device may cause the interrupt, the program must poll all possible sources to determine which requires servicing.

For some microprocessors—for example, Intel's 8008 and 8080—the interrupt is "vectored." Whenever these units receive an interrupt request, the microprocessor immediately interrogates a few input bits (the vector). These bits specify one of several addresses—typically eight—and the program jumps to these to find the appropriate service subroutine. Vector interrupt makes polling unnecessary whenever the number of interrupt sources is smaller than the number defined by the vector.

In some cases—the Intel 8008 and 8080—the vector must be constructed with external hard-



5 A direct-memory access facility permits efficient transfer of large blocks of data between memory and peripheral device.

ware that encodes the eight interrupt conditions. This can be achieved easily with priority encoders like the SN74148. In other cases—such as the National PACE—the vector is automatically constructed within the CPU.

Multiple-level interrupts are not found very frequently in presently available microprocessors. The exceptions include the Rockwell PPS-8, with three levels (one of which is dedicated); the Toshiba TLCS-12, with eight levels; the Mostek 5065, with two levels, and the National PACE, with four levels. Multiple-level interrupts allow the microprocessor to determine immediately which device is requesting an interrupt. At the same time multiple levels simplify assignment of interrupt priorities by eliminating the need for special hardware or software.

Many applications require the fastest possible transfer of large amounts of data between the microcomputer memory and peripheral devices. System efficiency can be increased by avoidance of time-consuming programmed word transfers in which the microprocessor supervises each operation.

Increased efficiency can be achieved by addition of a direct-memory access (DMA) facility. It allows an I/O device interface to "steal" a memory cycle from the program and transfer a word of data directly from or to a memory address specified in a special address register. With an automatic increment of the address register after each word transfer, successive words of data can be transferred into successive memory locations.

A separate, word-count register keeps track of the progress of the transfer. Typically the register is loaded at the beginning of the operation with the number of data words to be transferred and decremented after each transfer. On reaching zero, the word-count register signals the completion of the transfer operation by generating an interrupt signal.

Circuitry initiates memory cycle

Additional control circuitry is also required to initiate the memory cycle, once the data are ready to be transferred (Fig. 5). This circuitry depends on the CPU used. Although most 8-bit CPUs have DMA capabilities, the problems of implementation can vary significantly from one unit to another.

Direct-memory address can be initiated either by a peripheral device or by the microprocessor. In either case programmed control loads the address register with the address of the first memory location, and the word count register with the total number of words to be transferred.

With the Intel 8080, a Hold input can be used to request the CPU to enter a state in which the following occurs: The data bus and the address bus go to their high impedance state, thus allowing an external device to gain control of that bus. The CPU acknowledges the Hold input with an acknowledge signal on its HLDA pin.

In the Mostek 5065, the same result is obtained, respectively, with WAIT (input) and DMA (output).

The most efficient way to implement DMA is given by the Rockwell PPS-8. A special, additional chip can be used to control up to seven independent DMA operations.

Microprocessor or Random Logic?

DONALD R. LEWIS and W. RALPH SIENA
Automata Systems Corp., Kew Gardens, N.Y.

They're called MOS/LSI "computers on a chip." And they're giving designers a new systems building block to replace or upgrade random-logic systems. They're microprocessors, and they're growing in number commercially.

Among other advantages, microprocessors permit a tradeoff of software for hardware to achieve increased system capability and versatility. They can perform many functions and efficiently handle multiple inputs.

But there are disadvantages, too.

When compared with a random-logic design, microprocessors are much slower. Their initial use requires designers to grapple with relatively unfamiliar disciplines—primarily software. And the complexity and wide-ranging capabilities of microprocessors demand increased system design to ensure that the over-all design functions properly. The result: Choosing between a microprocessor or random-logic approach for complex logic systems requires a careful analysis of the tradeoffs.

Before the introduction of microprocessors, complex logic systems used discrete and random logic to perform the necessary functions. Integated circuit families, such as TTL and ECL, developed small and medium-scale integrated functions that simplified random-logic designs. General and special-purpose computer manufacturers used such devices to build their systems. Now third-generation computers use large numbers of these devices, coupled with various types of separate memory systems, to complete their architecture.

Microprocessors find growing uses

However, this computer architecture is too cumbersome and costly for most large digital systems, compared to microprocessors. Such systems include CRT terminals, point-of-sale and other table-top equipment, as well as lightweight airborne equipment. A more complete listing of microprocessor applications is shown in Table 1.



1. Microprocessors offer the lowest cost, but at the lowest speed, with system control provided by firmware. For the highest speed, but at the highest cost, random logic is the way to go. Minicomputers fall between the two approaches in this speed-cost tradeoff.



2. The basic architecture of a microprocessor. This functional diagram covers a wide range of industrial and process-control systems.

A new direction was launched with the emergence of calculator chips. The present calculator can be defined as a small, highly specialized computer. The memory structure consists of both a fixed and a variable memory. The fixed portion, a read-only memory (ROM), provides a system control program called firmware—meaning nonchangeable instructions. This contrasts on the one hand with general-purpose computers programmed by software, and on the other hand with random-logic systems that use hard-wired circuitry. The tradeoffs for the three are indicated in Fig. 1.

An extension of calculator design has been the

Table 1. Typical applications for microprocessors.

Desk-top computers	Processing oscillographic data
Automat. typesetting	Banking terminals
Inventory control	Automobile diagnostic testers
Point-of-sale terminals	Intelligent data terminals
Telecommunication switching and control	I/O channels for large computers
Chemical analyzers	Medical electronic systems
Manufacturing control systems	Low-cost radio navigation equipment
Smart instruments	Optical character recognition (OCR) devices
Machine control	Automated test fixtures
Multiprocessor minicomputers	Automatic time clocks and payroll systems
Adaptive traffic-control signals	

development of larger word-length systems that are closer to true computer architecture. This evolution has resulted in the microprocessor, for computation and control applications besides calculators.

Most microprocessors are 8-bit machines, while calculators use 4-bit word lengths but are flexible enough to handle longer words. In addition parallel and serial machines are available, so that a variety of memory configurations can be used.

Basic considerations in system designs

Regardless of which approach is taken—random logic or microprocessor—the design of a system calls for a preliminary evaluation of the requirements. Some of the general considerations are as follows:

- Functions to be performed.
- Amount of hardware required.
- Timing specifications.
- Memory requirements.

The number and type of functions to be performed determine the basic architecture of the system. Systems that operate continually on new data can be built easily and cheaply with random logic, especially where the decisions are few and simple. But in systems with related functions, which require arithmetic, logic control or decision-making operations, microprocessors are the way to go. For systems requiring a knowledge of past operations to perform succeeding operations, microprocessors allow a greater reduction in hardware.

Generally any system that can be laid out functionally like a computer (Fig. 2) can use a microprocessor as the basic building block. The basic computer architecture allows continuous and repetitive use of a minimum of hardware to perform a maximum of functional operations. And the use of semiconductor memories boosts efficiencies, thanks to simplified memory addressing. Also, systems that can operate on a bus structure for data flow further permit microprocessors to minimize hardware.

Hardware requirements determine the physical size of the system. An estimate of the amount of hardware needed can be determined by answering questions like these:

- How many input and output channels are required for data acquisition and transmission?
- Do all input and output channels use the same data rates?
- Are all input and output channels handling equal amounts of traffic?
- Do input and output channels operate serially or in parallel?
- Are the input and output channels randomly selectable or do they operate in some predetermined sequence?

Based on a detailed analysis of these questions, a preliminary layout of the system should be made, with both random logic and microprocessor circuitry. The differences in the hardware required will become apparent, and for some systems, the differences will be startling enough to point to substantial savings with a microprocessor approach.

System expansion needs should also be kept in mind during this phase of design. Often first estimates of hardware requirements are conservative, because design details are not available. With a random-logic approach, addition of hardware for increased capabilities may not be possible without a complete redesign. But with microprocessors, the expansion can often be readily accomplished by minor changes in the software.

Timing requirements can pose special problems when microprocessors are used. They are slower than most computers and nowhere near as fast as random-logic circuits. To determine these requirements, consider: How much time can be allotted to service input and output devices be-

fore data is lost?

For example, microprocessors cannot supply the continuous output data for a CRT display—especially one that is continuously changing. However they can supply updated information to an output device that services the CRT. But high-speed data channels have to be serviced so often that they can consume an excessive percentage of the over-all processing time.

The over-all timing includes the percentage of time required for each operation (allowing for maximum and minimum values). In some cases the system requires buffer storage of input or output data to meet timing specifications.

Other questions to be answered for a timing analysis include the following:

- How soon does data have to be available?
- How quickly do system functions have to be performed?
- What are the system priorities—which channels have to be processed immediately or more often than others?

Both random-logic and microprocessor systems require some memory storage. A checklist for this part of the design should contain the answers to the following questions:

- How much variable information is required?
- What type of programs are to be used?
- Can programs be selected from such storage as tape or disc or be handled as firmware?
- How many file registers are required?
- How many flag registers are required?
- Are other memory uses unique to the system required?

Large memory systems make the use of random logic very unwieldy. Standard microprocessor chips may not be the answer either. In those cases you may have to design a high-speed processor, using small and medium-scale-integration logic ICs, such as those found in TTL families.

Microprocessors vs random-logic

Once the system-design specifications have been determined, the selection of either random logic or microprocessors can be made. While there is a range of applications where either will do, at the extremes one approach is clearly superior to the other (Fig. 3). Random logic offers design advantages when one or more of the following are true:

- The functions to be performed are minimal.
- The input and output consist of single channels.
- The system operates on only one function at any time (though there may be multiple inputs), or the system has a single-word transmission structure.
- A small system has to be custom designed.
- High-speed operation is required.



3. Choose between microprocessors or random logic. A flow diagram can be used to analyze the tradeoffs.

Microprocessors offer advantages over random logic when one or more of the following are true:

- Software can be traded off for additional hardware, so that system capabilities can be expanded readily without system redesign.
- Multiple inputs are needed.
- A large number of functions must be performed.
- Multidecision paths are required.
- Large memories are involved.

The disadvantages of random logic are, not surprisingly, related to the advantages of microprocessors. A random-logic system requires substantial hardware increases for multiple inputs and outputs, or to line up data, or when multiple decisions are required for a given output. Moreover many operations require separate logic for each operation, and variable data must be stored before the required function can be performed—as in arithmetic operations.

Many of the disadvantages of microprocessors are confined to their initial use. Increased development costs and a new learning cycle for designers, for example, are nonrecurring. Generally the use of microprocessors—which really are multiple subsystems—requires system considerations at all design levels. And their use involves a wider variety of design disciplines. Of course, once a design is completed, these aspects with their problems are understood, and thus, no longer disadvantages.

Types of microprocessors available

Available microprocessors can be classified in two ways: by the size of the data-word length by which they perform their processing, and by the type of processing used—either serial or parallel. The most common word lengths are 4 and 8 bits. Some manufacturers state that the word length can be expanded, in multiples of 4 or 8 bits, by combining processor chips.

Four-bit chips are especially useful for systems that perform many arithmetic operations. Originally designed for simple calculators, these circuits later evolved to perform more complex mathematical functions—such as trigonometric or exponential functions. The 4-bit processors can also be used for larger word lengths. However, the words must be composed and formatted with external, and generally cumbersome, hardware.

Most microprocessors, including those expected shortly, are 8-bit circuits. These are designed for terminal or stand-alone operation, although they are not limited to this use.

Most data transmission, primarily asynchronous, requires data-word lengths of 8 bits or less (Table 2). The longer word lengths permit the use of standard codes, such as ASCII, EBDIC and BAUDOT. And operation with standard codes simplifies the interface with other equipment, like teletypewriters or the more common types of computers and modems. Moreover standard or special codes with up to 8-bit word lengths allow the use of full alphanumeric keyboards. Display outputs are more easily handled, too, particularly where decoders of more than 4 bits are required.

Usually computers of more than 8 bits are preferred because of their greater addressing range and flexibility. Microprocessors are not presently available in word lengths of more than 8 bits. However, manufacturers say that many features of the longer word-length machines can be achieved through the use of external registers and microprogrammable logic.

8-bit processor yields 32-bit word

A typical configuration for implementing a longer word length is shown in Fig. 4. A partitioned word is extracted from memory in 8-bit segments. These words are supplied via the microprocessors to the multiplexer, which routes them to the external registers where they are recomposed and stored. The register outputs now present a longer word length to circuitry external to the processor.

This technique is necessary to achieve greater word length, at the expense of cycle time, where the system does not use an external microprogrammable CROM (control read-only memory). The more general approach taken by some manufacturers is to combine several of their chips in parallel to achieve a greater word length. However, to date, only one manufacturer has presented a system with this capability, and that is accomplished through the use of a CROM.

The second characteristic of microprocessor categorizing is method of processing. Serial processing generally uses a shift-register memory and has the advantage of less hardware. Al-

Table 2. Data processing involves different codes.

Code	Character Length (bits)	Applications
BCD	4	Calculators
BAUDOT	5	International teletype transmission
BCDIC	6	Second generation computers
USASCII	7 (parity optional)	Data transmission standard
EBCDIC	8	Third generation computers



4. An 8-bit microprocessor produces a 32-bit word with external logic. Each 32-bit word uses 4-bytes of memory and four time cycles.

though the memory shift rate may be operating with a higher speed clock, the access time becomes longer.

Random-access ability is not usable in serial memories. The fetch and execute times are longer. Adding this to the longer access time seriously restricts their application. Where multiple inputs and outputs are used they become impractical. The ability to jump from one part of memory to another is also extremely limited.

Parallel processing overcomes the limitations of serial processing. Parallel processors use a bus for the transfer of data. The bus allows multiparallel paths for data transfer through the system. The fetch and execute cycles, operating on parallel-bussed data, can operate faster. And the use of random accessing of memory is more easily accomplished with a data bus. The waiting time is minimized and the ability to jump from one location to another much simpler to implement with little or no loss of time.

Simplifying Add-On Peripheral Controllers

KARL FRONHEISER
Computer Applications Engineer, Motorola, Inc., Semiconductor Products Div., Phoenix

With available LSI data-communication circuits, it's possible to cut costs and simplify the design of peripheral controllers for minicomputers. And the same design techniques can be extended to microprocessors.

Peripheral controllers interface minis or microprocessors (which use a parallel-data format) and peripheral equipment (which employs a serial format). Hence controllers perform serial/parallel data conversions, and they contain interface, timing and synchronizing circuitry. Many of these features have been incorporated into two LSI data-communication circuits: the UART (Universal Asynchronous Receiver/Transmitter) and ACIA (Asynchronous Communications Adapter).

Either LSI circuit can be used in applications involving such peripheral equipment as teletypewriters and terminals. Typically such applications call for low transmission rates—below 1200 bps or 120 char/sec—and operation in an asynchronous mode. A teletypewriter, for instance, operates asynchronously at 10 char/sec maximum rate.

The design of a peripheral controller conveniently breaks down into these three phases:

- Interface and control logic.
- Data conversion.
- Software.

Let's see how a design proceeds with the following example: a controller for a popular minicomputer must transmit and receive data from a TI ASR 700 tape-cassette terminal.

Consider the system basics

The terminal uses an asynchronous serial bit stream consisting of data bits that are preceded by a Start bit and followed by one or more Stop bits (Fig. 1). The Start and Stop elements don't contain information, but they do establish bit and character synchronization at the receiving device. Also some mechanical teletypewriters—and some recent integrated terminals—require more than one Stop bit, due to the mechanical response time of the unit.



1. Peripheral devices use asynchronous formats.

The TI terminal also uses the ASCII (American Standard Code for Information Interchange) code for representation of alphanumeric information. In the transmission of data, a clock signal is not transmitted along with the data, and gaps (idling) between the characters may result. Therefore the receiving device must generate a clock that is synchronized to the data for purposes of data sampling.

In the mini, data are handled in a 16-bit parallel form without Start and Stop elements. The mini uses 16 address lines to select the peripheral device for data transmission. Under program control, the mini asserts a peripheral address, and parallel data either transfer to or from the peripheral controller—a "write" or "read" operation, respectively. Then the controller converts the parallel data to serial form for use by the terminal, or vice versa.

The peripheral controller consists of six sections (Fig. 2): Address and Control Logic, I/O Interface Circuitry, Multiplexer, Transmitter, Receiver and Status-and-Control Storage.

Again under program control, an 8-bit character (in ASCII code) is loaded into the transmitter portion; Start and Stop bits are added to the character and it is transmitted in serial form to the terminal. Likewise in the receiver section, the incoming serial character has its Start and Stop bits stripped, and the character becomes available to the mini in parallel form.

Either the UART or ACIA can be used to perform the serial/parallel conversions.

The transmitter portion of the UART adds a Start and one or two Stop bits to the character



2. **A peripheral controller** consists of the blocks shown. An ACIA incorporates much of the circuitry needed.

as it shifts out serially. If internal parity generation has been selected, a parity bit also is inserted in the last data-bit position (the 8th bit in ASCII). The transmitter's input data storage has double buffering, so that one character can be loaded into a buffer as another character transmits out of a shift register.

Detection of the Start bit—logic ZERO—initiates the UART's receiver cycle. The Start bit's leading transition synchronizes an internally generated clock to the data. Sampling is enabled at the approximate midpoint of the bit times. The Start-bit detection circuitry latches when the Start bit remains low for half a bit time. Then remaining data bits can be sampled at their approximate midpoints.

The UART's receiver also has double buffering, so that one character can be read from a buffer as a shift register receives another. The status of each incoming character is checked for parity and framing and overrun errors. A framing error indicates the absence of a Stop bit, and an overrun indicates that a character previously received has not been read by the mini.

UART and ACIA differences

Thus far, the characteristics of a UART are identical to that of an ACIA. With a UART, however, control inputs, status outputs and data buffers are accessible through unidirectional lines. Thus the I/O bus of the mini requires additional multiplexing for read or write operations. The ACIA incorporates the multiplexing circuitry, so that status, control and data registers are accessible through a single bidirectional bus.

A schematic of the peripheral controller appears in Fig. 3. Bus drivers and receivers must meet the mini's I/O interface specifications, shown in the table.

From Fig. 3, an open-collector quad line receiver (MC3452) decodes the mini's address bus. The address and data bus of the mini are in complemented form. A biasing network connected to appropriate address-receiver inputs simplifies the address decoding. Also, the biasing network sets the threshold level of the receiver.

Address lines $\overline{A_{00}}$, $\overline{A_{01}}$ and control line $\overline{C}$ use an active pull-up, TTL-compatible receiver (MC3450) to drive other TTL-compatible logic in the controller. And the bidirectional data bus employs both a driver (MC4042) and receiver (MC3450).

During the read and write operations, the PDP-11 places the controller address on the address bus, along with control bits and a Master Sync (MSYN) command (Fig. 4). The MSYN signal allows for the skew between the address and control bits; it indicates to the peripheral that the address and control bits are present.

Once an MSYN signal is asserted, the peripheral controller has a maximum time—up to 2.5 μs, depending on the mini model—to respond with a Slave-Sync (SSYN) signal. This signal



3. The hardware requirements for the controller are indicated in this schematic.

can be delayed by the one-shot (1) in Fig. 3 to allow for data processing within the controller. The response of an SSYN signal indicates to the mini that the address has been recognized by the controller and performance of the request has taken place. After MSYN is cleared, the controller clears SSYN to free the bus for other purposes. One MSYN is generated for a read operation and two for a write operation.

The mini treats a peripheral address the same as it does a core-memory address. This address requires a clear (destructive read) command before data can be written into core. But unlike core memory, data can be written into the peripheral controller without the need for a clear operation. Therefore the read command must be ignored by use of the $\overline{C_1}$ control bit, which indicates either a read or write operation.

The ACIA's four registers—control, status, receive data and transmit data—require four separate addresses that must be in even numbers, since the mini's A_{00} bit is used to indicate a byte operation. And for simplified decoding logic, address bits A_{01} and A_{02} select one of four registers. For example, address 165430 (octal notation) can access the control register while addresses 165432, 165434 and 165436 can access the status, transmit-data and receive-data registers, respectively.

To prevent "glitches" during register access, the Read/Write (R/W), Register Select (RS) and address inputs must be stable when the ACIA enable input is active. This requirement stems from the fact that the R/W, RS and address inputs are level-sensitive.

Setup and hold-time requirements for the con-

Table. Mini interface requirements

DRIVER (OPEN-COLLECTOR OUTPUT)	50 mA AT 0.8V	LOGIC "0"
RECEIVER	2.5V AT 180 μA	LOGIC "1"
	1.4V AT 0.0 μA	LOGIC "0"



4 The mini establishes these timing requirements for read and write operations.

trol inputs appear in Fig. 5. Since the address bus is decoded fully for generation of an SSYN signal, the chip-select capability of the ACIA isn't needed. Hence C_{S0}, C_{S1} and $\overline{C_{S2}}$ are tied permanently to an active state.

The control logic in Fig. 3 provides timing for both the ACIA and the mini. The 4-to-10 decoder (MC4006) generates read and write commands. In turn, the commands generate the ACIA enable strobe, and they control the direction of data on the I/O bus. Control bit C_1 selects an unused output of the decoder during the read command, so that the command can be ignored.

The delay circuit (2) in Fig. 3, which enables the decoder, also provides the setup time required by the ACIA's register-select inputs. During a write operation, another one-shot (3) ensures that enable setup and hold-time requirements are met.



5. The ACIA has setup and hold timing relations that must be observed in the controller design



6 Read and write operations for the minicomputer are outlined with the flow diagram

Finally the controller-to-terminal interface employs standard RS232 devices. The ACIA receiver input and transmitter output are converted to RS232 levels with an MC1488 driver and an MC1489 receiver. The data input and output of the ASR 700 terminal is already RS232-compatible, so no further interfacing is needed.

Software requirements

The minicomputer's reception of data can be implemented on an interrupt or dedicated basis. Under interrupt control, the main program "jumps" to an interrupt routine. Then the interrupt is serviced and program control is returned to the main program.

Interrupts can occur from several sources. For example, the reception of a data character in the ACIA causes an interrupt. In a dedicated system, a subroutine samples the status of the peripheral until data are available. The ACIA works in either interrupt system, but the software example is based on a dedicated system.

The ACIA incorporates power-fail protection and power-on reset circuitry. These features avoid the reception of false indicators from the ACIA during a power-on sequence. But they don't eliminate the need for initialization after power-on. Initialization begins with a master reset of the ACIA. Then the control registers are used to program such parameters as word length and counter-divider ratios. The flow diagram of the read and write routines appears in Fig. 6.

In a read operation, the ACIA's buffer-full status bit is checked continually until data have been received. Then remaining status bits are checked for data errors due to parity, framing or overrun. A data error causes a jump to an error routine (not shown), which can cause retransmission of the previous character or can cancel the erroneous data. If no errors occur, the controller reads the data and program control returns to the main program.

In a write operation, the buffer-empty status bit is checked to see if data may be loaded into the buffer. After a character is loaded into the controller, the program control returns to the main program. An example of source statements —in the mini's language—for the read and write routines appears in Fig. 7.

```
ACIAC   =   165430    CONTROL REGISTER
ACIAS   =   165432    STATUS REGISTER
ACIADT  =   165434    TRANSMITTER REGISTER
ACIADR  =   165436    RECEIVER REGISTER

*  INITIALIZATION
           MOVB #263, ACIAC          ,MASTER RESETS ACIA
           MOVB #261, ACIAC          ,Control Word - Selects word length,
                                      etc.

*  READ ROUTINE
READ1  :   MOVB ACIAS, R1            ,GET STATUS OF ACIA
           COMB R1                   ,TRUE FORM
           BITB #001, R1             ,CHECK BUFFER FULL
           BNE 2 FRAM                ,BRANCH IF BUFFER IS FULL
           BITB #010, R1             ,CHECK DCD
           BEQ READ1                 ,READ STATUS AGAIN

           BR ERROR                  ,BRANCH IF CARRIER IS LOST
FRAM   :   BITB #020, R1             ,CHECK FOR FRAMING ERROR
           BEQ OVRN                  ,BRANCH IF NO FRAMING ERROR
           BR ERROR                  ,BRANCH FOR FRAMING ERROR
OVRN   :   BITB #040, R1             ,CHECK OVERRUN ERROR
           BEQ PAR                   ,BRANCH IF NO OVERRUN
           BR ERROR                  ,BRANCH IF OVERRUN
PAR    :   BITB #100, R1             ,CHECK PARITY ERROR
           BEQ DATA                  ,BRANCH IF NO ERROR
ERROR  :   (ERROR ROUTINE)           ,ERROR ROUTINE
DATA   :   MOVB ACIADR, R1           ,GET DATA
           COMB R1                   ,TRUE FORM (NON COMPLEMENTED)
           RTS                       ,RETURN FROM SUBROUTINE

*  WRITE ROUTINE
READ2  :   MOVB ACIAS, R1            ,GET STATUS OF ACIA
           COMB R1                   ,TRUE FORM
           BITB #002, R1             ,CHECK BUFFER EMPTY BIT
           BNE DATA2                 ,BRANCH IF BUFFER IS EMPTY
           BITB #010, R1             ,CHECK CTS BIT
           BEQ READ 2                ,BRANCH IF CTS IS ACTIVE
           (ERROR ROUTINE)           ,ERROR ROUTINE
DATA2      MOVB R2, ACIADT           ,LOAD DATA IN TRANSMITTER
           RTS                       ,RETURN FROM SUBROUTINE
```

7. The software for the flow diagram in Fig. 6 uses minicomputer source statements.



8. With a modem interface, remote data entries can be achieved.

Modem extends controller range

With the addition of a modem, the controller can transmit or receive data from remote locations over telephone lines. The ACIA can initiate the handshaking requirements between the local and remote locations through the chip's internal control functions. Fig. 8 shows a typical example that uses a low-speed modem (MC6860).

The modem converts the digital transmitted data from the ACIA into an analog form for transmission. Likewise, analog data received by the modem are converted to digital form for use by the mini. Telephone companies require the Data Access Arrangement (DAA) for protection of their equipment. The remote site also requires a modem to convert the data from analog form to digital form and vice versa.

The following procedure achieves "handshaking" between the ACIA and modem after the telephone channel has been established: The local modem (in Originate mode) is enabled via the Request to Send (RTS) output of the ACIA. The remote modem, upon answering the phone, transmits back its carrier frequency. Upon detection of this carrier, the local modem enables its Clear-to-Send (CTS) output, which is detected by the ACIA. Then data can be transmitted and received under computer control.

The CTS input of the ACIA is available as a status bit in the status register, and it also disables the transmitter portion when inactive. The Data Carrier Detect (DCD) input of the ACIA is available as a status bit and it also disables the receiver portion when inactive. In this example, the low-speed modem has only a CTS output. Therefore the CTS output of the modem is tied to both the CTS and DCD inputs of the ACIA to disable the transmitter and receiver simultaneously.

Microprocessor IC's Improve Instruments

RICHARD LEE
Head of Development Engineering, Boonton Electronics Corp., Parsippany, N.J.

It's a whole new—and better—ball game for instrument designers, now that microprocessors are available. Their application makes practical a different organization of instrument circuitry (Fig. 1). Here the microprocessor has a central and dominant role in data-transfer operations. As a result, the digital processor performs any required signal averaging, shaping or other linear or nonlinear operations to deliver the desired type of information.

In fact, use of microprocessors allows virtually any digital transformation, and at fairly low incremental cost for additional memory. And the instrument transducer—or analog "front end"—need not perform any signal processing beyond the minimum of conditioning required for interface with the a/d converter. Without the availability of microprocessors, such digital processing would be too costly.

Heretofore most digital-readout instruments have used analog, rather than digital, signal-processing. The only digital circuits needed for these instruments were code converters and readout drivers (Fig. 2). The reason was simple: Until recently analog operations were less expensive than digital, and few instrument designers were skilled in digital-circuit design beyond counting and summing circuits.



1. **A microprocessor, functioning as a microprogrammed controller,** allows the economical use of digital techniques for the required operations.



2. **Traditional instrument designs use analog signal-processing** techniques to obtain readouts of measured values. Such techniques used to be cheaper.

An end to interface confusion

In a traditional analog instrument, a microprocessor would offer few obvious advantages. Most newer instruments, however, have some, or all, of these characteristics: digital readout of data, external programmability and external data outputs. But these characteristics are interrelated, and they imply the basic functions of digital data transfer—a hitherto neglected area of instrument design.

Primarily because of this neglect, there are a bewildering variety of interfaces in instrumentation today. Older designs have emphasized the transducer functions and minimized data-processing capability. Output and input data formatting have been sacrificed for measurement-function design.

With the microprocessor as the instrument controller, this picture changes. In most applications a standardized interface, based on a character-serial data transfer using ASCII code, results in minimum hardware costs. And this standardization of the interface requirements reduces instrument software development costs.

Moreover the data and control interface logic for a diverse range of instruments can use the same basic hardware. Hence the manufacturer can develop new types of instruments at minimum cost and also cut component and assembly costs. Also, because microprocessors substantially reduce the parts count, reliability increases.

Further, the use of more common hardware among various instruments makes maintenance easier; no longer is it necessary to unravel the design of each new instrument before it can be calibrated or repaired.

The programmability of microprocessors allows inclusion within the instrument of diagnostic aids for troubleshooting and self-checking. More generally, programmability simplifies tailoring for the user of instrument function and interface characteristics. As things stand now, the manufacturer has very limited ability to make custom changes unless a quantity order is involved.

Finally microprogrammed instruments, because of adaptability through software, promise to resist obsolescence longer than conventionally designed instruments. Control programs may be changed in the field to update and improve the performance of microprogrammed instruments.

But there are problems, too

Some words of caution, however: The programming of microprocessors differs greatly from the operations encountered in conventional logic design. Few designers are familiar with machine or assembly-language programming; a significant amount of design time can be eaten up during the learning period.

Accordingly, users should note the range of software aids available with a microprocessor in any evaluation of competitive circuits. Need for extensive software development would preclude the use of time-consuming machine-language programming. Hence a minimum requirement consists of an assembly-language program to translate symbolic programs into actual machine language. The availability of a higher-level language would help reduce program costs further. But at present few vendors have such a package available.

Writing programs is only part of the problem. These programs must also be tested and corrected before they are stored in production instruments. A simulator program can test the bulk of the programming, but there is no practical substitute for actual system performance tests. At this stage of the design, the use of programmable ROMs for control memory allows a short turnaround time for the inevitable changes that will be required.



3. A 1-MHz automatic capacitance bridge uses a microprocessor to transform measured capacitance and conductance into various quantities useful to the designer

A range of new test equipment must be available to test and repair microprocessor systems effectively. The use of data multiplexing simplifies the design and minimizes interconnections. But at the same time multiplexing makes difficult the troubleshooting of microprocessor systems with the use of conventional test equipment.

Once the instruments are in production, a strict program of software documentation must be established and enforced. These systems cannot be traced out by conventional means; the program listing is just as important as the schematics that describe the hardware. Failure to maintain the software information makes subsequent troubleshooting extremely difficult and can even nullify many of the advantages of using software.

Example: an automatic capacitance bridge

A 1-MHz automatic capacitance bridge—the Model 76A from Boonton Electronics—provides a design example of an instrument using a microprocessor for control functions (Fig. 3). A convenient control organization for the bridge consists of a 4-bit data bus and a 4-bit address bus. The microprocessor system selected—Intel's 4-bit MCS-4 system—can readily handle such an organization.



4 I/O operations and interfaces constitute much of the design effort. The I/O bus connections and loading are shown for a 4-bit microcomputer system, expanded for more than the basic 16-digit addresses.

Any design using microprocessors should begin with a demonstration of a functioning control unit. The demonstration unit involves a complete prototyping PC card containing a working microprocessor system—a SIM4-01 microcomputer card, in this case. The microcomputer card interfaces the prototype bridge with LED-numeric test readouts.

A complete demonstration unit should also include manually operated pROM-programming circuitry. With this the user can load programs for the system. Once a complete demonstration unit has been obtained, the control program can be written directly in machine language to prove the feasibility of the microprocessor control.

Further software development involves additional hardware: A Teletype-based program assembler and pROM-programming system—put together with programs and modules from the vendor—help simplify program development. The system reads paper tape containing assembly-language programs and translates them into machine-language programs, also on paper tape. The latter tape can be reread to program the control pROMs.

I/O considerations are important

Applications literature tends to emphasize operations internal to the microprocessor itself, with little attention to the problems of getting data into and out of the processor. But the user soon discovers that input/output operations and interfaces constitute the bulk of the circuit design effort, as well as a considerable part of the programming. Design decisions must take into account the programming involved, and the subtle tradeoffs can become fairly involved.

For example, the MCS-4 family includes two devices that provide pROM and input/output interfacing: the 4008 and 4009 ICs. These circuits activate a bidirectional, 4-bit data bus, a 4-bit address bus and read and write strobes in response to RDR (read ROM port) and WRR (write ROM port) commands (Fig. 4). The interface signals are all TTL-compatible and can drive at least one standard load.

When the available 16-digit addresses prove insufficient, a 4-bit block address bus can be generated by use of one of the RAM output ports (RAM-0). But software must be written to make the circuitry work.

Let's examine how the I/O bus interfaces with the front panel-control pushbuttons. The switch circuitry has two functions: First, it logically senses the switch closures. Second, it provides switch-status information by lighting a corresponding LED indicator when a switch closure is read and accepted by the microprocessor. Since 18 status indicators and 20 switches are involved, the design combines the switch-reading and indicator-data storage functions in a shift register. The schematic for this circuit block appears in Fig. 5.

Switch data are transferred in parallel to the switch register by pulsing the LOAD line. At this point switch-closure information replaces the status information. The end 4 bits of switch data transfer to the data bus with a pulsing of the READ line. The status information can be replaced by a pulsing of the RESTORE line while the required information is presented on the data bus.

The RESTORE line triggers a gated clock that generates four clock pulses to shift the data along the register. The clock pulses also position the next 4 bits of switch data for reading. The READ and RESTORE operations repeat for a total of five operations each—sufficient to read in 20 data bits.

Program executes I/O operations

A listing of the programs required for these operations appears in Fig. 6. Five digit positions in a RAM register store the existing switch-status information. Program steps 370 to 372 write the proper block access word to enable the panel I/O functions. Steps 373 and 374 initiate two register pairs in the CPU unit for the desired RAM and I/O addresses. They also preset a loop counter (Index Register 13).



5. The functions of the switch circuitry include the sensing of switch closures in an addressable format. Also, the circuitry must provide switch-status information conveyed through a LED indicator

```
ROM   INST     MNEMONIC                    COMMENTS
ADDR  CODE     INSTRUCTION
0378  D1       LDM 1       /LOAD 1 TO ACCU BLOCK ENABLE FOR PANEL
0379  5C1      JMS BLE     /JUMP TO SR AND WRITE 1 TO RAM PORT 0
      000
037B  2E7      FIM 14 96   /INIT. REG 14,15 TO ADDRESS DIGIT 0
      096
037D  2F4      FIM 15 235  /INIT. REG 12 = 14 FOR WRR, R 6 13 = 11
      17
037F  9C       SRC 12      /PREPARE FOR WRR WITH DIGIT ADDR. = 14
0380  E6       WRR         /GENERATE SWITCH LOAD PULSE
0381  1CF      INC 12      /INCREMENT REG 12 FROM 14 TO 15
0382  8A7  SWL. SRC 14      /PREPARE TO READ DIGIT FROM RAM
0383  E11      RDM         /READ DIGIT (STATUS DATA) TO ACC.
0384  F4       CMA         /COMPLEMENT; LAMP ON FOR LOGIC ZERO
0385  1E6      XCH 6       /SAVE TEMPORARILY IN REG 6
0386  E14      RDR         /READ SWITCH DATA
0387  F4       CMA         /COMPLEMENT; SWITCH CLOSURE = LOGIC 0
0388  E6       WRR         /WRITE SWITCH DATA IN PLACE OF STATUS
0389  1A6      LD 6        /GET STATUS DATA FROM REG 6
038A  9C5      SRC 12      /PREPARE TO RESTORE STATUS INDICATION
038B  E2       WRR         /RESTORE STATUS AND SHIFT 4 PLACES
038C  1F1      INC 15      /CHANGE RAM ADDRESS TO NEXT DIGIT
038D  6F5      ISZ 13 SWL /INCR. REG 13; JUMP TO SWL IF NOT 0
      17E
038F  D3       LDM 15      /LOAD 15 TO ACCUMULATOR
0390  5C1      JMS BLE     /JUMP TO SR AND WRITE 15 TO RAM PORT 0
      000

0256  B12  BLE. FIM 0 0    /ADDRESS RAM 0
      000
0258  9C0      SRC 0       /SEND ADDRESS TO RAM
0259  E5       WRR         /WRITE BLOCK ENABLE CODE
025A  C8       BBL 0       /RETURN TO CALLING POINT
```

6. Software for I/O operations and interfacing is provided in this listing

Steps 377 and 378 perform the LOAD operation for the switch circuitry when the WRR pulse is decoded out of line 14. Step 379 addresses line 15 for subsequent I/O operations. Steps 380 to 392 perform the READ and RESTORE operations. The first 4 bits of status information are fetched from the RAM and placed in Index Register 0 by steps 380 to 383. The switch data are read in 384 and stored in the RAM by steps 385 to 386. Finally steps 387 to 389 restore the status data.

Steps 390 changes the RAM address to the next digit, while steps 391 to 392 increment the loop counter and jump back to step 380 if the loop counter is not at zero. The loop counter—initially set to 11—increments from 15 to 0 after the fifth pass, and the program executes steps 393 to 395. These steps remove the block enable code, and disable the front panel I/O functions.

Software transforms measured data

The processors can only add, subtract and shift data. Multiplication and division must be performed with software that uses the three elementary operations. The arithmetic for the capacitance bridge involves various transforms of measured capacitance and conductance. The form of these measured parameters is based on the equivalent, parallel, three-terminal circuit.

The transformations provided include equivalent-series capacitance and differential capacitance—both the actual value and a percentage of a reference capacitance that has been measured and stored internally. Other transformations consist of equivalent-parallel resistance, equivalent-series resistance, dissipation and Q.

The value of the reference capacitor is stored

internally on command of front-panel controls. The percentage differential capacitance can be used to sort capacitors into tolerance bands or perform temperature coefficient tests.

The selected information appears on two panel displays. Alternate readout modes can be displayed since the instrument retains the original balance data between tests.

Accuracy vs speed: a major tradeoff

Generally a tradeoff of calculation accuracy against calculation time is the major constraint for microprocessor users. Multiplication or division by repeated add or subtract and shift resembles a matrix operation. Hence the time required tends to increase as the square of the number of digits.

This relationship forces designers to define their requirements carefully to optimize performance. A useful technique uses truncated products and quotients when possible, thus avoiding unneeded resolution in calculation results. Software support from vendors—limited at present—can be expected to prove helpful as application libraries stockpile more programs for common arithmetic operations.

CURSO: "MICROPROCESADORES TEORIA Y APLICACIONES"

DR. ADALBERTO GONZALEZ BURMESTER

III. Composición Lógica de los Sistemas (Hardware)

Los sistemas basados en los microprocesadores realizan cálculos y funciones lógicas de decisión por medio de programación. En contraste con los sistemas discretos, donde esas operaciones se realizan por el paso de señales por los distintos circuitos electrónicos o electromecánicos.

La flexibilidad de los sistemas que incorporan microprocesadores en su diseño está en qué, modificaciones en la operación del mismo se realizan por cambios de programación y no en alteraciones de circuitos.

La decisión que el diseñador debe hacer es la de cual parte del sistema debe permanecer fija (realización física) y cual parte debe ser cambiante o flexible (realización lógica). Es evidente que la realización física del sistema debe contener suficientes circuitos electrónicos de soporte para que el microprocesador pueda funcionar adecuadamente dentro del sistema.

Los microprocesadores pueden efectuar una serie característica de operaciones. Esta serie de operaciones está definida por el conjunto de instrucciones que el microprocesador puede ejecutar. Además de las diferencias físicas de los microprocesadores, éstos también se distinguen por el conjunto de instrucciones que poseen. A veces, es más conveniente seleccionar un procesador que es fisicamente más complejo en su realización física, pero es logicamente más fácil de programar.

Un procesador, para funcionar adecuadamente, ejecuta una serie de instrucciones de acuerdo a alguna secuencia lógica, llamada programa. Las instrucciones pueden ser operaciones que están relacionadas con el movimiento de datos entre registros, o entre registros y la memoria. Pueden ser operaciones aritméticas o lógicas entre registros y la memoria. Pueden ser operaciones de saltos condicionales o incondicionales a otras partes del programa, o llamadas y retornos de subrutinas. Pueden ser operaciones para recibir o transmitir datos por las entradas/salidas. Pueden ser otras operaciones de control que

...2

modifican y contienen el estado de las banderas (flags), apuntadores (pointers) y otras señales de control.

La combinación eficiente de instrucciones dentro de un programa permiten al procesador resolver problemas de cálculo y de control. Cómo se traduce un problema por resolver en una secuencia de instrucciones o programas se llama programación.

Normalmente los programas que va a ejecutar el microprocesador están almacenados en la memoria. Porciones del programa que permanecen fijos a través del tiempo se guardan en memorias de lectura exclusivamente o ROM'S. Partes del programa que aún se están desarrollando o corrigiendo se guardan en memorias de lectura/escritura o RAM'S. Cuando los programas requieren del uso de datos, igualmente, las tablas fijas de valores se ponen en ROM'S y los datos intermedios o cambiantes se asignan a guardarse en RAM'S.

En el proceso normal de programación de un procesador, se encuentran varios tipos de programas asociados. La función de estos programas es la de auxiliar al programador en desarrollar sus programas de una manera más eficiente, o en indicar posiblemente donde pueden estar los errores en caso de que no funcione correctamente. Esta serie de programas se les llama Editores, Ensambladores, Compiladores, Intérpretes, Cargadores, Simuladores y Probadores o "Debbugers". Existen también otra serie de programs asociados cuya función es la de auxiliar en la operación de sistemas ya desarrollados. Estos programas se les conoce por Monitores.

Para distinguir a estos programas auxiliares, normalmente proporcionados por los fabricantes de los procesadores, los llamaremos - programas del Sistema o System Programs. En contraste con los programas escritos por el usuario o programador, que llamaremos programas del usuario.

III.a. Programación (Assembly Language).

La operación de transformar la solución de un problema en una secuencia de instrucciones, se le llama programación. Cuando se programa un procesador para resolver un programa, el programador reduce la solución de su problema a una serie de instrucciones que se puedan ejecutar con ese procesador en particular. Por lo tanto, si un programa está bien escrito, se obtendrá la respuesta cuando se termine de ejecutar el programa.

El programador debe estar consciente de todas las posibles instrucciones que un procesador puede ejecutar para escribir programas eficientes. Siempre es posible escribir programas de muchas maneras, pero que eventualmente hacen lo mismo. Esto implica que la primera versión de un programa puede ser ineficiente pero aún funcionar correctamente. La optimización de un programa no siempre es fácil, y sólo se aprende ésto con experiencia.

Cada instrucción de un microprocesador tiene una representación en el formato de las palabras de memoria (8 bits en el caso del INTEL 8080). El conjunto de representaciones binarias de las instrucciones se le llama Lenguaje de Máquina o Machine Language. Es evidente que el procesador entiende sólo su propio lenguaje de máquina y por lo tanto, hay que traducir el programa al lenguaje de máquina propicio para el procesador en particular.

Es costumbre de programar usando equivalentes representativos o Mnemónicos de las instrucciones. Cada instrucción tiene sumnemónico y su equivalente en lenguaje de máquina. La programación con mnemónicos se le llama también programación en lenguaje Ensamblador, porque existe un programa Ensamblador que traduce los mnemónicos escritos por el programador en lenguaje de máquina. El lenguaje de máquina se almacena en la memoria y después se ejecuta con el procesador.

El Intel 8080 tiene una serie de mnemónicos para cada una de sus instrucciones y un lenguaje ensamblador. Para auxiliar al programador en la traducción de un lenguaje a otro, el Programa Ensamblador toma el programa escrito en lenguaje ensamblador y lo convierte en su equivalente en lenguaje de máquina del 8080.

Siempre es posible programar a un procesador en lenguaje de máquina directamente. Esto se hace cuando el programa es muy pequeño y el programador está familiarizado con las representaciones binarias de las instrucciones. Pero para programas más grandes es más usual programar en lenguaje ensamblador.

El ensamblador reconoce generalmente programas escritos en lenguaje ensamblador con una sintaxis aparentemente rígida. Se reconocen construcciones en las cuales hay cuatro campos: etiquetas, mnemónicos, operandos y comentarios. Cada construcción genera un número predeterminado de palabras en lenguaje de máquina.

...4

El ensamblador produce un listado en el cual aparecen las diferentes construcciones del programa. Cada línea contiene la construcción y la representación equivalente en lenguaje de máquina. Si la Sintaxis no es correcta, o existe un error de orden o de evaluación de operandos, el Ensamblador emite diagnósticos para que el programador los puede corregir.

Una vez que el Ensamblador haya generado el lenguaje de máquina para un programa, es necesario cargarlo en la memoria. Si la presentación física del lenguaje de máquina está en forma de cinta de papel perforado, el Cargador es un programa que lee la cinta de papel y pone en el lugar adecuado de la memoria la instrucción correspondiente. Similarmente si la presentación física es de otra forma, el Cargador se ajusta al medio.

En el caso de que cierta porción del programa está destinado a guardarse en memoria de lectura exclusivamente o ROM, entonces es necesario programar el ROM con un programa especial.

El Ensamblador y el Cargador son los programas mas usados por el programador para desarrollar sus programas.

III.b. Compiladores (PL/M) y otros programas

Cuando el programa escrito en lenguaje ensamblador es muy grande, es posible entonces usar otros tipos de lenguaje que están asociados con los programs Compiladores. Un Compilador es un programa que traduce construcciones escritas en lenguaje del Compilador en un número bastante más grande de instrucciones que un ensamblador. Las ventajas del compilador sobre el ensamblador está en que con muy pocas construcciones de compilador se puede generar código equivalente a muchas construcciones de ensamblador. Desgraciadamente el compilador, puede ser ineficiente al generar damasiadas instrucciones cuando se trate de programas pequeños.

La compañía INTEL ha distribuido un compilador PL/M que es muy parecido al lenguaje PL/1, pero que está especialmente dedicado a generar código para el INTEL 8080. El compilador es capaz de optimizar la generación de código eliminado duplicaciones. Otras compañías han distribuido versiones del PL/M para generar código de sus respectivos procesadores.

III.c. Programas de Soporte (Monitor, Debug, Simulator, Editor)

Los microprocesadores cuando se usan en sistemas de desarrollo o Kits de diseño, vienen acompañados de varios programs de Soporte. El Monitor es un programa que se proporciona en ROM y cuya función es la de facilitar el acceso de la memoria y los diferentes registros del microprocesador al mundo exterior. Generalmente el programador con el uso del Monitor puede cargar la memoria con un programa, modificar los registros y memoria, leer el contenido de ambos, ejecutar el programa y a veces ejecutar el programa paso a paso. Estas cualidades permiten ejecutar programas y probarlos para asegurarse que funcional adecuadamente.

Los Probadores y "Debuggers" son programs que se utilizan específicamente para probar programas. Están especialmente encaminados a detectar fallas, usando ganchos o trampas en el programa para suspender temporalmente la ejecución y observar el progreso del programa. De esta menera, cuando un programa trata de ejecutar una instrucción atrapada, el control pasa al "Debugger" para observar que ha sucedido.

El Simulador es un programa que se utiliza en otra computadora que no es el procesador en cuestión. La función del Simulador es la de reproducir en programación, la operación del sistema basado en un microprocesador. De esta manera, el simulador "ejecuta" las instrucciones del microprocesador en otra computadora, con la ventaja de que se tiene acceso a cada paso del contenido de la memoria y de los registros. La localización de fallas es muy rápida, especialmente si se utiliza el Simulador en un medio interactivo.

El Editor es un programa de soporte que permite escribir y modificar programs escritos en lenguaje ensamblador o compilador. A estos programs se les llama programas escritos en lenguaje fuente. El Editor puede presentarse en ROM para un sistema de desarrollo, en el cual se tiene algún teletipo o terminal adecuada.

Existen además, por parte del fabricante, numerosos programas o subrutinas especiales para efectuar complicadas rutinas matemáticas o de manejo de información. Estas rutinas pueden venir en ROM y usarse indiscriminadamente por el resto del programa.

Microcomputer software makes its debut

Howard Falk

Reprinted by permission from IEEE SPECTRUM
Vol. 11, No. 10, October 1974, pp 78-84

Microcomputer software makes its debut

A first look at the hidden half of microcomputer-based design: the programs that can make or break a system

"We want the microcomputer that offers the most programming power." That's the conclusion of one experienced designer of microcomputer-based CRT terminals, convinced after hard experience that good software is essential to his work.

For the engineer who is a first-time user of microcomputers, software costs can seem almost invisible. The task of learning to program a new machine is so challenging and absorbing that the engineer may find himself looking back on a completed microcomputer-based system design, amazed at the hours of programming that have accumulated.

The long-term experience of computer people is that more than half the design cost of an operating computer system lies in the software portion of the design. For microcomputer applications, with software resources only beginning to develop, programming tends to take up a very large portion of the overall design effort.

That doesn't mean that software-based designs are more difficult than those based on hardwired logic. For example, one Bell Labs test system engineer didn't know anything about microprocessors until he started a project that was to include one of the devices. He and his coworkers soon discovered the tiny computers were easier to work with than their regular logic circuits. Filled with confidence, they wrote their programs, had them "burned" into programmable read-only memory chips, and then wired their test rig together. With very little further effort—it worked!

On the negative side, neophyte users soon discover that the microcomputer world is a Tower of Babel. Every microcomputer manufacturer has invented his own unique machine architecture, and with it goes a unique set of software tools. To switch from one brand of microcomputer to another means that the user has to start from scratch. Previous programs are useless, and there is a whole new language to learn before new programming can begin.

If all this sounds familiar, please notice that history is being relived, with the microcomputer industry now moving through many phases identical to those of the computer industry of the 1950s.

Old computer hands have long known of the language barriers between different computer systems, but they too face some unexpected experiences when they begin to work with microcomputers. Used to working—in large computers and minicomputers—through software operating systems that occupy tens of thousands of bytes of memory, experienced programmers are often surprised to rediscover how much they can accomplish with only 1000 bytes of microcomputer memory.

One group, at RCA, developed a program to simulate a car—on a TV screen—going through a maze, while keeping track of the travel time. The whole program took 800 memory bytes.

A 1000-byte assembly language program takes an experienced microcomputer programmer about a week to write and debug. But the longer the program, the less efficient the process becomes. Thus, it might take two months to write and debug a 4000-byte program.

One of the toughest tasks is defining the techniques to use in writing the program. That is a task somewhat equivalent to laying out a printed circuit board, and it is time-consuming. Some system designers estimate that—including program design, writing, and debugging—about two program instructions per hour can realistically be produced.

Actually, almost everything that can be said of basic microcomputer software concepts and practice holds equally well for minicomputers and large computers. Microcomputers are true computers like any others, and are capable—given a large enough memory, and adequate peripheral equipment—of performing the same kind of computational tasks as minicomputers or large computers. In fact, it is widely believed that computer systems containing multiple microprocessors may eventually be the preferred way to handle complex tasks now performed by large computers.

The programmer who is used to large computers will find that, with microcomputers, he has to be more conscious of minimizing his use of memory space and of meeting strict execution-time requirements. Such optimizing efforts are important because microcomputer systems are often designed to go into mass production.

When software development costs are spread over many systems—in consumer goods, hundreds of thousands of units of a given microcomputer system may be produced—the software design strategy necessarily concentrates on such factors as minimum use of memory space, or maximum speed of operation, and emphasizes the controls that designers must have over the system. Lower design costs for software become a secondary consideration.

In this article, software for microprocessor-based

Howard Falk Senior Associate Editor

Microcomputer software basics

To program a microcomputer, a list of coded instructions is prepared. Each instruction includes an *operation code* and a memory location where that code is to be stored.

Every microcomputer is designed to accept a specified list of operation codes—usually called an *instruction list* (or set). Based on the accumulated past experience of system designers and computer programmers, these instruction lists include an assortment of operations designed to allow the computer to handle efficiently the diverse tasks expected of it.

In the microcomputer, the instructions exist in binary code form as strings of zeros and ones. It is possible to program a microcomputer in binary code—commonly called *machine language*—but the process is very time-consuming, particularly when almost inevitable program alterations and corrections have to be made.

To speed the programming process, and make the microcomputer a practical system component, an *assembly language* is a necessity.

In assembly language, each operation code is a mnemonic code like ADD, STORE, or JUMP. A special program called an *assembler* converts these mnemonic codes into the binary machine code. The assembler also assigns and keeps track of memory locations. This allows the programmer to use simple reference numbers—like 10, 15, or 20—to identify his instructions, while the assembler program converts these to actual memory locations, as needed.

With the help of an assembly language, the prospective microcomputer user can write down his instructions, telling the computer exactly what sequences of operations to follow. But having in hand a piece of paper with a written assembly-language program, the user is still faced with the task of getting his program into the microcomputer.

Let us assume that his object is to put the program into semiconductor memory chips containing the random-access memory (RAM) used by the microcomputer. A general series of steps to accomplish this goal are shown in Fig. 1. Programs, depicted as rectangles, include an *Editor*—which controls the entry, correction, and tape-recording of the assembly-language program. At the center of the figure is the *Assembler* program, which converts the assembly language statements into machine language. The *Loader* program reads memory addresses and operation codes from the machine language tape and enters them into the semiconductor random-access memory. After the program, in machine language, has been loaded, the *Debugger* is used to make any corrections necessary to assure that operation is satisfactory.

The tapes shown in Fig. 1 are usually punched paper tapes, but other recording media—such as magnetic tape cassettes and floppy disks, as well as conventional computer cards, tape, and disks—can serve equally well. In some systems, editing and assembly are combined, and there is only one, machine language, tape.



systems is discussed. A step up the computer-size ladder is the one-board minicomputer—the Digital Equipment Corporation PDP-8A, for example, and the General Automation LSI-16, both of which were designed as condensed versions of full-size minicomputers.

The table on pages 80 and 81 displays many of the software resources currently being offered by microcomputer manufacturers. The most important of these to present-day microcomputer users are probably the assembler programs.

The assembler: a basic software tool

Two general types of assembler programs are available for microcomputers: *Cross-assembler* programs run on minicomputers or large computers; *self-assembler* programs run on the microcomputer itself.

Every microprocessor now produced has one or more accompanying cross-assembler program. Often the chip manufacturer writes a cross-assembler even before the microprocessor chips are physically available; this allows programming effort to get under way as soon as the basic microprocessor architecture and instruction list are determined. Using a *simulator* program, a mini- or larger computer can be used to check out and debug many features—but not necessarily all aspects—of assembled microcomputer programs.

Cross-assemblers are often run on time-sharing facilities, and microcomputer manufacturers frequently arrange to make versions of their cross-assemblers available on one, or more, commercial time-sharing services. With a teletype or CRT console, the user can

Some currently available microcomputer software

Microcomputer Systems	Cross-Assembler	Self-Assembler	Editor
Control Logic I series modules	Batch version, runs on PDP-8 source tape, $120 (object tapes and documentation also available for all programs)	Compatible with cross-assembler source tape, $120	Source tape, $60
Digital Eqpt. Corp. MPS Series Modules	A paper tape system is used to assemble source code on a PDP-8 and proviee binary output for the MPS processor		Editor is PDP-8 based
Intel MCS-4 MCS-8 MCS-80	Written in ANSI standard Fortran IV; source deck, $1250; now used on many systems, including IBM, CDC, and Univac, Time-sharing versions now up on several commercial systems. Offers macro and conditional assembly capabilities	Versions for MCS-8 and -80 are compatible with the cross-assemblers. MCS-4 version is not compatible. Available only to development system users. No charge	Editors run on MCS-8 and -80. Manipulate strings, search, and substitute. Available only to development system users. No charge
Motorola Semiconductor Products MC6800	Runs on Tymshare system; macro capabilities are in development	None	Source statement text editor runs on GE Tymshare system
National Semiconductor IMP-4 IMP-8 IMP-16	Batch version in ANSI Fortran IV for IBM and other computers. Offers conditional assembly. Source deck, $1250. Similar, noninteractive time-sharing version now up on Tymshare, and GE systems	Available for IMP-8, -16. Similar to cross-assembler. No cost; comes with prototyping system purchase	Source editor for paper tape for IMP-16. No charge; comes with prototyping system
Raytheon RP-16	Batch version in Fortran—for Datacraft 6024. No price policy set yet. Time-sharing version in APL up on APL-plus system	Planned	Uses host-computer editing facilities
RCA Cosmac	Batch version in standard, simple Fortran for IBM machines. Has macros and conditional assembly. More powerful time-sharing version up on Tymshare system. No pricing policy yet	In development	Uses host-computer editing facilities. Editor in development
Rockwell International PPS-4 PPS-8	Available for GE time-sharing, Tymshare, IBM batch, and several other systems. No price set yet	Applied Computer Technology, Inc., provides assembler for PPS-4	None
Signetics 2650	Batch version in Fortran II for IBM, Xerox, other machines. Time-sharing version also	None	Uses host-computer editing facilities
Toshiba TLCS-12	Batch version only, in Fortran II	Written in Fortran II	Under development

Loader	Debugger	Simulator	Other Programs
Absolute type source tape, $15	Memory dumps and modification source tape, $30	None	PROM programmer, source tape, $45 User's library offers math and other programs
Binary tape bootstrap loader	Resides in MPS memory, used during application program development	None	Program to load, verify, and modify PROM programs is PDP-8 based Duplicator program copies and verifies eight-channel paper tapes
Part of system "Monitor" program. Available only to development system users. No charge	Part of system "Monitor" program. For MCS-4 and MCS-8: memory dump and modify. For MCS-80: breakpoints; dump and modify for both registers and memory. Available only to development system users. No charge	Simulators written in Std. Fortran IV for MCS-8 and -80. Debugging uses source program symbols, $750	"Monitor" programs offer elementary operating system with I/O capability. No charge to users PL/M, a higher level language written in Fortran IV for MCS-8, -80, $1250 A user's library offers many programs. Member fee is charged
—	—	Written in Fortran IV. Available on Tymshare system. Allows timing of calculations, and interactive control of execution	In development
Relocatable linking loader offers memory map and error messages; for IMP-16. Absolute loader PROM; includes bootstrap capability; for IMP-8, -16; no cost with system	Debugger offers snapshots, dumps, breakpoints, memory search, alteration of registers, and memory	None	Subroutines include math, code conversion PROM programmer Teletype I/O, and card reader I/O, in PROM for IMP-8, -16. User's library planned
Absolute loader, no charge to users	In development	None	In development
Absolute loader in hardware	Time-sharing package offers symbolic debugging. Dump and modify for memory in stand-along debugger	Time-sharing package offers simulation facility	"Monitor" program in PROM form; others in developmen
None	Debugging comes with cross-assembler facilities	Simulator comes with cross-assembler facilities	Some macros and subroutines No pricing policy yet
Absolute loaders, bootstrap loader	Simulator includes debugging features	In batch and time-sharing versions. Written in Fortran II. No pricing policy yet	About 15 arithmetic and utility routines, including keyboard scanning
Relocatable loader	"Teletypewriter service" program includes some debugging capabilities	Batch-processing version written in Fortran II	Floating-point arithmetic; exponential, trigonometric, and log functions. Higher-level language similar to PL/M is under development

type in his assembly language program, making corrections along the way, as indicated by an interactive editor program. Other cross-assembler versions are written for use with various minicomputers and large computers.

Cross-assemblers are popular because most microcomputers are not configured to handle assembler operations conveniently, while larger computers, equipped with more adequate printers and more memory space, offer the programmer many conveniences.

Like cross-assemblers, self-assemblers are written with a definite computer system in mind. The operation of a self-assembler is highly dependent on the input-output equipment that surrounds the microprocessor. This specific system dependence can sometimes cause problems.

Several features of assemblers are potentially important to microcomputer users. For instance, *relocatable* assemblers allow the memory locations for the machine language program to be transparent to the user. Some assemblers—known as *absolute* assemblers—always start the machine language program storage at the same, fixed memory location; others offer several alternative starting locations and allow some limited linking of program segments in different locations.

Relocatability is a convenience that eases the programmer's task, but it is not an essential feature for many applications.

A *conditional* assembly feature is available with some assembler programs. This allows the user to decide which of the various sections of the program will be assembled and to choose the most efficient order for assembly.

Macro capabilities in an assembler program allow the user to use a single assembly-language instruction to call a specified sequence of machine language instructions. This can be a very powerful tool when certain sequences are repeated during a program. For example, in an instrument operation program, calibration macros can be a great programming time-saver.

Cross-assemblers are generally written in a widely used computer language like Fortran, so that they can be easily adapted to many different time-sharing and batch-processing systems. In general, use of simpler and more standard Fortrans—such as the one specified by the American National Standards Institute (ANSI)—minimizes the problem of getting the assembler to run on a new system.

Programs that edit, load, and debug

Editor programs work together with a teletype, or CRT keyboard, to enable the user to type his assembly language statements on the keyboard, while making any needed changes by brief, typed commands. For example, such commands might be used to add a single character, delete a group of lines, or search for a line containing a certain combination of characters. Editor programs are often an integral part of the larger computer systems used to run microcomputer cross-assemblers.

Loader programs accept machine language code, usually in the form of punched cards or punched paper tape. The loader output may go directly into random-access memory (RAM) or into a device that burns the code into a programmable read-only memory (PROM). Sometimes separate programs are used to convert the machine code for PROM burning.

Some loaders are only capable of handling "absolute" modules of code, destined for prespecified memory locations. Other, more elaborate loaders can link together various code modules and fit them into available memory space in a flexible manner. Then, if an error is found, only the small number of instructions in a single code module need be rewritten.

Along with this linking and relocation capability, these more sophisticated loaders provide such added tools as memory maps—showing where various programs and program-segments are physically located—as well as appropriate error messages, when a faulty program cannot be properly loaded.

Bootstrap loaders can place a program into memory when the microcomputer system is "empty"—in the sense that it contains no previous program information at all. In some systems, a loader program is made available in PROM memory form. To get the system started, it often includes a bootstrap routine that is activated by hitting a reset button or keying in a single instruction. In addition, the program is used for loading and for displaying memory contents and the contents of microprocessor registers.

Display capabilities are important in program debugging. Debugger programs allow the user to manipulate and observe assembled programs. When a program malfunction occurs, debuggers provide such conveniences as printouts, called "dumps," of register contents, or of selected areas of memory.

Snapshot or breakpoint stops may also be provided. With these, the user can specify the conditions under which he wants to examine memory or registers. For example, he may specify that a breakpoint will occur when a given memory location is accessed, or when a specified code appears in a register.

Debugger programs can also allow the user to change the contents of processor registers and memory locations, to start program execution from any point in the program, and to search memory for the location of specified contents.

Simulating microcomputer operation

Even after a microcomputer program is assembled and debugged, the user does not yet know whether it will truly do the job for which it was written. Most users seem to feel that the only practical way to find out is to wire together the integrated circuit packages, connect them to the system equipment, turn on the power, and see if the program will run properly.

Because of the relatively low cost of microprocessors and other microcomputer equipment, this direct approach usually makes good engineering sense.

In some special situations, it may be worthwhile to simulate the system hardware before it is actually produced. Microprocessor manufacturers, concerned about developing effective system architecture, often find simulation programs easier to manipulate and less expensive to alter than MOS chip designs. Similarly, microcomputer system designers who plan to specify their own custom-made microprocessors find use of simulation programs a necessary design step.

Generally, the more accurate the simulation, the more expensive the simulator program, and the longer

If I only had a benchmark!

With so many different architectures and different program instructions, how can one microcomputer's software power ever be compared to another? One way is to select a meaningful problem, program and run it on different, competing machines, and compare the results.

As yet few benchmarks for microcomputers are available. The most significant to come to our attention is run by Charles Popper of Bell Telephone Laboratories. His benchmark test uses a standard quicksort algorithm that manipulates a list of values into ascending or descending order. Up to 256 8-bit bytes are sorted using programs that contain the equivalent of about 50 PL/M statements.

The benchmark results found that, with assembly language programs, the RCA Cosmac processor used 181 bytes of memory and the Intel 8080 used 192 bytes, while the Intel 8008 used 347 bytes. Using the PL/M language, the Intel 8008 required 495 bytes.

Even the benchmarking procedure, which sounds eminently fair and equitable, has its drawbacks. The benchmark just cited concentrates on memory operations and character manipulation, but many microprocessor applications are oriented toward input–output and bit manipulation.

Benchmark problems can be chosen so they favor one microcomputer over another, since every machine has its own special strengths and weaknesses. Furthermore, the results depend heavily on the cleverness of the programmers.

The following three examples are not proper benchmarks since they all involve small, simple routines using little code, and can therefore give only a very limited picture of machine performance. We present them as comparison problems that serve to illustrate how very similar results can be obtained with different machines.

Programs were written to implement these problems on the Intel 8080, the Motorola MC6800, and National Semiconductor's IMP-16.

The first comparison problem assumes A and B are positive 8-bit binary numbers. If $A \geq B$, the program is to compute $C = A - B + 2$. If $A < B$, it is to compute $C = B - A + 2$. Random-access memory locations ADDRA, ADDRB, and ADDRC are to contain A, B, and C. The flow chart specified for the solution is shown to the right.

Results for this problem depend on whether $A - B$ is a positive or a negative number. The three machines used from 8 to 15 bytes of memory and from 12 to 39.2 μs to execute the programs.

In the second problem, 8 bits of data (b_8 through b_1) are to be entered into one of the microprocessor's registers, and the one-bit furthest to the left is to be located. If b_8 is the one-bit furthest to the left the integer 8 is to be entered in a second register, if b_7 is the furthest-left one-bit, integer 7 is to be entered, etc. If b_8 through b_1 are all zeros, the second register should be left with zero.

Solutions for this problem used from 10 to 14 bytes of memory. Execution times varied, depending on the nature of the data, with minimum times ranging from 18.5 μs to 36.4 μs.

The third problem involves a list of consecutive data entries stored in random-access memory. The address of the first list entry in memory is denoted ALIST. A second memory address denoted ENTRY contains a number n—between zero and 255—that signifies the location, in the list, of a desired entry. The entry is to be obtained and added to the microprocessor accumulator.

Memory space used for this problem varied from 6 to 13 bytes, with execution times running from 13 to 34 μs.

Comparison arithmetic problem.



it takes that program to run. Near the point of diminishing returns, the engineer must decide whether he is better off checking his programs on actual hardware, or trying to get more refined simulation.

Simulation of input-output (I/O) operations is particularly difficult. For example, the actual time taken by the processor for any given I/O computation is significant, because peripheral devices—like a tape reader or a disk—require data transfers within strict time limitations if they are to operate efficiently. To simulate these I/O operations, the program must keep track of simulated "real time," and this is difficult and costly to program.

Design control of overall aspects of microcomputer system accuracy can be nicely handled by simulation techniques. Error budgeting is, for example, a potentially spiny problem that is readily handled by simulation. In a given system, the required output accuracy can usually be attained by using more accurate sensors, or more accurate computation, or more accurate A/D conversion, etc. Proper error budgeting finds the mix of component accuracies that will produce the required overall system accuracy at lowest cost.

Microcomputer users generally have to contend with fixed-point arithmetic and 4- or 8-bit words. That is, the program must specify the location of the decimal point in each set of calculation numbers. Floating-point arithmetic moves these decimal points

automatically, but this facility is not yet available for most microcomputers. A simulation program known as a fixed-point scaler can help considerably with this decimal point location problem. The output of the program is a matrix that indicates—for each set of computation numbers—the dynamic range of the numbers during the computations, and where the decimal points should be located.

Programming at higher levels

With a higher-level language, the user issues a relatively small number of quite general commands—Fortran statements are of this type—and the microcomputer translates these commands into specific machine code steps, hopefully producing the desired results. This translation process is carried out by a special program called a compiler.

In fact, there is only one higher-level language now available to microcomputer users—the Intel PL/M language.

Tests on sample programs are said to indicate that a PL/M program can be written in less than 10 percent of the time it takes to write the same program in assembly language. The main reason for this savings in time is the fact that PL/M allows the programmer to define his problem in terms natural to him. For a program that selects the largest of two numbers, the PL/M programmer need only write: If $A > B$, then $C = A$; else $C = B$.

But to many hardware designers the notion of higher-level languages seems misplaced and distorted. As one engineer put it, "... languages like PL/M have only a marginal value. It is not really difficult to program microcomputers in assembly language. Using PL/M necessarily means supporting a time-sharing terminal, which may be a substantial expense for many small groups and firms." Other users seem to have little confidence that a compiler can produce machine code that does an efficient enough job of bit manipulation to save memory space or speed computation.

Most of the applications software now written for microcomputers is quite naturally being done by users, rather than manufacturers. Some fairly standard routines—like those for scanning a keyboard—are being offered by the manufacturers, mainly as sales incentives to potential customers. Intel (see Box below, left) has organized a cooperative library for user programs.

Users complain that computation on microcomputers is hampered by a lack of mathematical utility routines. Since requirements of different users for such routines vary widely, some microcomputer manufacturers—for example, Signetics—are working on libraries of arithmetic utility routines, such as multiples, variable length multiples, divides, and multiple precision arithmetic. These routines are each being written in several different versions. Some are for maximum speed of execution, others for compactness, so they can be stored in very limited memory space.

Careful records are important

Hardware-oriented engineers tend to discount the importance of careful software documentation. Their first impulse is often to use as little energy as possible to assure that their microcomputer programs will operate correctly. In the debugging stage, this generally means patching a programmable read-only memory to make it do the job.

As Dick Lee, of Boonton Electronics, puts it: "When the original programmer is gone, leaving behind nothing but a program listing, somebody has to sit down and conceptally recreate the program from the listing. That is a difficult, time-consuming job. Until he actually builds up a flow chart, he can't be sure that when he tries to modify the program, he won't introduce some logical fault. Such faults may be subtle and not show up until the system is out in the field. Then, bingo!"

Many users feel that a printed program listing provides an adequate record that can be handled like any other engineering drawing, with revisions and change notices. In truth, only the person who wrote the listing knows the reasoning behind the program—and he may easily forget. To understand a program well enough to make meaningful changes, a programmer needs a flow chart, and a written description of the program strategy can be a great help, as can line-by-line comments on assembly language programs.

The first microcomputer user's library

Users' program libraries have been a familiar part of the computer scene since the SHARE organization began to collect and make available programs written by IBM employees and customers.

Starting early this year, the first microcomputer user's program library was organized by Intel Corporation. The library is divided into three sections, corresponding to use of the three principal Intel microcomputers: the MCS-4, MCS-8, and MCS-80.

Membership in each of those three sections is available "to any interested person or organization" for a yearly fee of $100 per section. The fee will be waived for users who submit a program to the library.

Documentation for each library program includes function, required hardware and software, details of user program interaction, and a listing of the program.

Among the programs now available through the library for the MCS-4 machines are AND, OR, and XOR subroutines, an 8-bit multiply, 8-bit divide, decimal addition and subtraction, Chebyshev approximation, 64-bit arithmetic, elementary functions including sin, cos, tan, e^x, and log, conversion of binary code to and from binary-coded-decimal, and teletype read and punch routines. For the MCS-8 machine, there are programs for binary search, floating-point arithmetic, floating-point input-output conversion, processor state restoration in interrupts, 8- and 16-bit multiply and divide, and teletype read and punch. All these MCS-8 programs will also be available for the MCS-80 machine.

A similar library is being planned by National Semiconductor Corp. for users of their IMP-4, -8, and -16 microprocessors.

Reprints of this article (No. X74-101) are available at $1.50 for the first copy and $0.50 for each additional copy. Please send remittance and request, stating article number, to IEEE, 345 E. 47 St., New York, N. Y. 10017, Att. SPSU. (Reprints are available up to 12 months from date of publication.)

HOW TO DESIGN WITH MICROPROCESSORS

Presented at WESCON 75

by Edwin Lee

SUMMARY

This paper presents a procedure for using microprocessors in dedicated control applications. The procedure fulfills needs from design to field service. It was developed by Matt Biewer, a design engineer, over three years ago and is readily learned by engineers and technicians. It deliberately avoids data processing aids, such as assemblers, high level languages, simulated systems, and control panels. These computer aided design tools generally get in the way of cost-effective design and are more a result of the cultural influence of data processing, rather than practical need. In nearly four years of designing and maintaining systems using microprocessors, neither the author nor those with whom he works have ever required these data processing tools.

The paper first describes the Scientific Approach to problem solving and the engineering culture's adaptation of that approach. The microprocessor system is shown as a logic element and the programming and debugging of microprocessor systems is shown as a step for step parallel to the engineering design approach. The approach involves visual techniques and conventions for documentation, as well as the use of clip-on test equipment. This documentation and test equipment also provide the ability to debug hardware and programs on equipment as it operates in the field.

THE SCIENTIFIC APPROACH TO PROBLEM SOLVING

The Scientific Approach is the basis of organized problem solving. It has four distinct phases (see Fig. 1): Define the problem, partition the problem into humanly comprehensible chunks, synthesize the solution, and verify the solution in the real world. Defining the problem is primarily a process of selecting the finite number of variables which are significant to the problem and of categorizing to reasonable limits the goal sought.



Fig. 1. The Scientific Approach to problem solving.

Systematic partitioning creates bite-sized chunks of the problem, which can be solved individually with human reason. It also provides a road map by which these bite-sized chunks can be fitted together, from the bottom up, to produce the final result.

Synthesis includes several steps; synthesizing solutions to the bite-sized chunks, integrating groups of chunks into clusters and finally integrating clusters of chunks into the final solution. Each step is kept humanly comprehensible.

THE ENGINEERING ADAPTATION OF THE SCIENTIFIC APPROACH

Fig. 2 shows the engineer's procedure for designing hardwired logic systems. The product specification defines the problem. Block diagraming breaks the design problem into bite-sized chunks. The schematic--breadboard--test cycle designs and debugs in the synthesis phase. The design and debug process is first done at the

module level, then the subsystem level, and then the system level. The field trials are used to verify the solution in the real world.



Fig. 2. The engineer's approach to system design and its relationship to the Scientific Approach.

A detailed look at the synthesis technique is shown in Fig. 3. It shows the sequence used by the design engineer to design and debug at each level of synthesis. The conceptual design is drawn in schematic form. The schematic is the engineer's language for visualizing solutions. Each of the schematic symbols represents the functioning of a particular type of hardware. The key to a good schematic is not just the symbols used, but their visual grouping and proper labeling to clearly show their interaction. Schematics are not drawn to efficiently fill a sheet of paper, but to serve as visual tools. White space, labels, right-left conventions for inputs and outputs, all help the designer and anyone else who uses the documents.



Fig. 3. The engineer's design and debug procedure.

The schematic of Fig. 4 uses standard symbols and these conventions and is, therefore, clear to most engineers and technicians.

An assembly print and/or wire list is generated from the schematic. The assembly print maps the actual layout and wiring of hardware. The breadboard is tested to verify the engineer's design assumptions. In the testing phase, engineers follow a customary approach. The engineer hangs his schematic and assembly print on the wall next to his workbench. On the workbench are the breadboard, the clip-on test equipment, such as scopes, voltmeters, waveform generators and power supplies and the interface exercising circuitry. The test equipment is not built into the

breadboard, because that would severely limit the usefulness of the equipment and would require a later redesign to take it out. The engineer hooks up the hardware and begins testing.



Fig. 4. A typical circuit schematic showing the visual conventions used by design engineers.

Normally, the discovery of an error is not long in coming. A correction, for the wise engineer, follows this sequence: The schematic is redlined in the white space near the part of the circuitry involved with the change. The assembly print is then redlined and the breadboard is patched to reflect the redline. The engineer changes his documentation first, to keep his documentation in lockstep with his hardware. He simply redlines and patches, because it is a waste of time and money to redraw and rebuild after each of the inevitable corrections. Patching is easy when a schematic is drawn with white space and the hardware is layed out with room for patches.

The debugging cycle just described is repeated many times during a normal design. The whole process is carried out at the workbench...requires no computer assistance and can be started and stopped at any point without loss of time. The engineer may turn off power, leave the workbench (for phone calls, meetings, or to go home at 3 a.m.) and then return, turn on power and pick up right where he left off.

The design-debug cycle is systematically employed first at module level, then at subsystem level and finally at system level. At each level the engineer checks only a humanly comprehensible number of items. At the module level he checks the interaction of components to perform the module function, at the subsystem level the interaction of modules, and at the system level the interaction of subsystems. This synthesis approach also allows different people or different groups to work in parallel... so long as all groups follow the same documentation conventions.

Field trials are an essential part of the design cycle. They test not only the design in the real world, but the product specification. Generally, when the engineer finally does design something to specification, marketing changes it. Equipment can and must be modifiable in the field, if the field trials are to proceed effectively. The clip-on test equipment and a soldering iron allow test and hardware changes in the field.

THE MICROPROCESSOR SYSTEM AS A LOGIC ELEMENT

The key to using the microprocessor system effectively is to treat it as a logic element, rather than as a computer. This approach is especially necessary for dedicated control systems, and these systems constitute at least 98% of the market for microprocessors. The distinctions between the real world of dedicated control and the artificial world of data processing are spelled out in Reference 1. A dedicated control system has only one essential characteristic...when its power is turned on the system does its job. A well designed dedicated control system has a second characteristic.... all system hardware is essential to doing the job. Things such as computer control panels, loaders, diagnostic routines, and peripheral controllers do nothing to solve problems, but merely service the problem solver.

In Fig. 5, a microprocessor system is shown as a logic element wired to loads. The microprocessor system is a black box. It has a number of input gates and a number of latching output drivers (the outputs of flip-flops). These inputs and outputs are simply wired to level compatible loads. If a load happens to be a group of switch contacts (keys, relay contacts, thumbwheel switches), these contacts are put in a matrix with one axis driven by the outputs and the other axis sensed

by the inputs. Functions such as noise rejection, switch-bounce elimination, and assigning meaning to the various contacts, are all done by the program.

The microprocessor system can do anything any other black box with N inputs and M outputs can do. It can do timing, make decisions, store data, do arithmetic and other analysis, convert codes, linearize curves, etc. The basic difference with this black box is that instead of having to wire up components inside, the designer simply puts specific coding into the Program Memory. PROM or ROM is used as Program Memory, because of the previously stated requirement that the system does its job whenever power is turned on. The PROMs or ROMs are coded before being plugged into the system.

The data memory in the microprocessor system is generally no more than a few hundred bits of register storage. If the designer wants to store more data, it is far more cost-effective to put data memory outside the microprocessor system as an I/O module.

The internal workings of the system are time sequential, so a clock is necessary to step the system along.



The system operates through the interaction of the CPU and the Program Memory. Conceptually, this interaction is indentical to the process undergone by a person reading a set of instructions and performing them one after another. When power is turned on, the CPU reads the first code word in Program Memory, interprets its meaning, and does what it is told. When it finishes doing the first operation, it reads the next line and does that. The CPU is preconditioned (just as we are in school) to follow this Read/Do cycle.



Fig. 6. The basic steps in an instruction cycle.

Fig. 6 shows the timing sequence undergone by the microprocessor system to do one particular task. The full sequence is called the instruction cycle. Using the 4004 as an example, the sequence takes eight clock times to complete... three for the CPU to send a twelve bit address to Program Memory in four-bit bites, two for the Program Memory to send back the eight-bit instruction in four-bit bites, and three to decode and execute the instruction. The instruction cycle takes around eleven microseconds and might do something such as send four bits of data to output latches, sense the data at four gates; or add two four-bit words. Some instructions require more than one instruction cycle to define and execute. For example, there might be a lookup table in Program Memory (to linearize a curve, multiply two decimal digits, etc.). To take one eight-bit word and translate it to another eight-bit word using the lookup table takes two instruction cycles with the 4004.



Fig. 7. The working registers and data flow in the 4004 CPU.

The functional circuitry inside the 4004 CPU chip is shown in Fig. 7. The address counter controls which line of program memory is to be read next. It starts at 000 and counts up. The Instruction Register and related decoding gates interpret the eight-bit word and cause things to happen. The Arithmetic Logic Unit and Register storage are Read/Write Memory, in which data can be manipulated by an Instruction. The address stack enables the CPU to return to the main program after it's used a program module called a subroutine. It's similar to the memory required by a person reading instructions, where he's been told on page 1 to read the details on page 10, and after reading the details must remember to return to page 1. The judicious use of subroutines is essential to the bottom-up synthesis approach described below.

THE ENGINEERING APPROACH

The engineer's design approach fits the microprocessor based system of Fig. 5. The key to understanding the approach and the techniques which make it work is duality...for each step in the hardware design process there is a corresponding element in the programming process (see Fig. 8).

HARDWARE ⟷	PROGRAM
BLOCK DIAGRAM	FLOW CHART
SCHEMATIC LANGUAGE	MNEMONIC CODING
WIRE LIST OR ASSEMBLY PRINT CODING	HEXADECIMAL CODING
SCHEMATIC AND ASSEMBLY PRINT	PROGRAM ASSEMBLY FORM
COMPONENT	INSTRUCTION
MODULE OR SUB SYSTEM	SUB ROUTINE
BREADBOARD OR PROTOTYPE	PROM
WIREWRAP GUN OR SOLDERING IRON	PROM PROGRAMMER
OSCILLOSCOPE	CLIP-ON TESTER

Fig. 8. The dual or equivalent elements in hardware and programs.



Fig. 9. The step-by-step design procedure for microprocessor based systems.

In Fig. 9, the design process is shown with the additional steps for microprocessors. Writing the product specification is not significantly altered because of microprocessors, although, once the capability of microprocessors is recognized, the specifications will change to eliminate buttons and pots, simplify the operator functions and allow for many more options.

Just as the block diagram is used to partition the hardware into bite-sized chunks, the flow chart is used to partition the program into bite-sized sequences. Flow charting is simply a tool for describing a sequence of events. It can be adequately represented with two symbols...a box for a process and a diamond for a decision. The number of levels of flow charts is strictly a function of the complexity of the problem. Fig. 9 itself is a flow chart.

Once flow charting has generated bite-sized modules, these modules can be synthesized visually with mnemonic coding. Mnemonic coding is the dual of the engineer's schematic language for hardware. I prefer to call mnemonics a schematic program language. "Mnemonics" are simply shorthand words, which sound like their functions.

The successful use of mnemonic symbols for synthesis is through their visual organization on paper with white space, conventions and proper labeling. Figs. 10 and 11 show the Program Assembly Form developed by Matt Biewer and described in Reference 2. This form serves as both the schematic and assembly print for the Program. The Fig. 10 shows the main program and Fig. 11 shows a time delay subroutine for a real time clock program. The (1 SEC) subroutine is equivalent to the one shot circuit of Fig. 4. The portion of the assembly form which serves the function of the schematic is under the MNEMONIC columns. The labels in the LABEL column have the same function as circuit titles (such as the title to the one shot circuit in Fig. 4). A specific label appears only once in a system, at the beginning of the group of instructions which form the module. The Operation and Operand Columns contain the schematic. The mnemonics shown here are the Intel mnemonics for the 4004, 4040 CPU chips.



Fig. 10. The complete documentation of the main program for a 12 Hour Clock System.



Fig. 11. The documentation of a 1 Second Delay subroutine.

In normal operation, the microprocessor sequences through the instructions from the top down. Some instructions act like components, others act like wires. Instructions that act like components cause the microprocessor to do something...load a register, add two numbers, write data out (FIM, ADD, WRR). Instructions that act like wires cause the processor to go from place to place (module to module) in the program (JUN, JMS, BBL). Some instructions

compound these two functions (JCN, ISZ). Once the designer understands the functions related to the symbols, he groups the symbols on paper to achieve the functions of a module. A module is a subroutine. A subroutine is like a 5 volt power supply. If an engineer designs a system using 30 TTL chips, these chips all use +5 volts, but he builds only one 5 volt supply and provides a power wire and a ground return to each chip from that supply. The JMS instruction performs the function of the power wire, BBL is the ground return (in the 4004 mnemonics, other mnemonics use RET instead of BBL). The functions of JMS and BBL are illustrated in Figs. 10 and 11. JMS (1 SEC) indicates the program should go to the (1 SEC) subroutine At the end of that subroutine, BBL sends the processor back to the main program at JMS (SET). The subroutine module should be visually obvious, therefore, the label is at the top and there is white space (unused lines) above and below the module. Equally important is the documentation shown in the Comments Column of the schematic. Failure to document Comments is known as job security in data processing...it's known as sloppy documentation in engineering. The Comments explain to the design engineer, to manufacturing test, and to field service what the program is doing to affect the hardware...this link is vital to debugging.

After the program schematic is generated, the INSTR Column is coded in hexadecimal. The ADR Columns represent the program memory locations. Coding the Instruction Column is equivalent to generating a hardware wire list, since this coding is put in the PROM to configure the hardware. We do coding with the aid of a Look-Up Table, such as the partial table shown in Fig. 12. After a while, most coding is done from memory at an average rate over ten lines per minute. Address and instruction coding should be in hexadecimal (see Fig. 13), not in octal or binary. The reason is simple .hardware debugging requires a humanly comprehensible code in which what happens in a given interval of time is readily related to what is on a piece of paper. Binary is a nightmare. Octal does not provide a specific character for specific time slots for four-bit or eight-bit microprocessors. Hexadecimal is the best compromise...one character represents four bits. Most instructions are eight bits or two hexadecimal characters.

HEX CODE	MNEMONIC OPR	OPA	DESCRIPTION OF OPERATION
0 0	NOP		No operation
1 0	SKP		Skip next instruction
1 C_4 A_2 A_1	JCN	C_4 LABEL	Jump on condition C_4 in the program memory address A_1 A_2; otherwise (not met) go to sequential (see back cover)
2 P_n0 D_2 D_1	FIM	P_n D_2 D_1	Fetch immediate. Load program memory data D_1 D_2 to index register pair P_n
2 P_n1	SRC	P_n	Send register control. Send the contents of index register pair P_n in I/O ports and RAM register & chip select and RAM character address
3 P_n0	FIN	P_n	Fetch indirect. Send contents of register pair 0 out as a program memory address. Data fetched is placed into register pair P_n
3 P_n1	JIN	P_n	Jump indirect. Jump in the program memory address designated by contents of register pair P_n
4 A_1 A_2 A_3	JUN	LABEL	Jump unconditional to program memory address A_1 A_2 A_3
5 A_1 A_2 A_3	JMS	LABEL	Jump to subroutine located at program memory address A_1 A_2 A_3. Save previous address (mark down in stack)
6 R_n	INC	R_n	Increment contents of register R_n
7 R_n A_2 A_3	ISZ	R_n LABEL	Increment and skip on zero. Increment contents of register R_n. If result is not 0 go to program memory address A_2 A_3 otherwise step to the next instruction in sequence
8 R_n	ADD	R_n	Add contents of register R_n to accumulator
9 R_n	SUB	R_n	Subtract contents of register R_n to accumulator with borrow
A R_n	LD	R_n	Load contents of register R_n to accumulator
B R_n	XCH	R_n	Exchange contents of index register R_n and accumulator
C D_n	BBL	D_n	Branch back one level in stack to the program memory address stored by a prior JMS instruction. Load data D_n to accumulator
D D_n	LDM	D_n	Load data D_n to accumulator
E X	I/O and RAM register instructions		
F X	Accumulator instructions		

Fig 12. The translation table for generating PROM coding from mnemonics.

HEX TO BINARY CONVERSION				
HEX	8	4	2	1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	1
C	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1

Fig. 13. A table showing the relationship between hexadecimal and binary coding.

Because of the manner in which the schematic and wire list are represented together on the same document, the function of the white space around the module serves both schematic and hardware in leaving room for patches.

Once the program schematic and wire list have been properly documented, it's time for the debugging phase. The equivalent of a breadboard is a programmed PROM. The only really useful PROM for this purpose is the 1702A MOS PROM. It is readily available and erasable. The 1702A PROM has 256 (hexadecimal FF) eight-bit words. The tool we use to code the PROM is the PROM Programmer, shown in Fig. 14. This instrument is equivalent to a soldering iron. The programmer has four basic operations...List, Program, Duplicate (with corrections), and Verify. When a PROM is coded for the first time, the Program mode is used. In this mode, data is entered through the keyboard into the PROM (addressing is automatically kept track of by the instrument). Only two keyboard entries per line of code are required. An entire 1702A can be coded from the assembly form in under 15 minutes by hand. If the systematic module-up method of synthesis is being used, the operator will never be coding more than 60 or 70 instructions at a time. For example, he would code and debug the (1 SEC) module, and this takes less than a minute to key in. Once the basic code is in the PROM, the Duplicate mode is used to make corrections or new PROMs. In the Duplicate mode, the original



Fig. 14. The Pro-Log Series 90 PROM Programmer used in the design cycle.

PROM ("was" condition) is put in the Master Socket, a blank PROM is put in the Copy Socket, and the red lines are keyed in through the keyboard. A new copy ("is" condition) takes 30 seconds to generate.

Once the PROM is coded, it is placed in the microprocessor system at the workbench and breadboard testing begins. The Program Assembly Form is taped on the wall, one page of forms to a PROM. At the workbench are the oscilloscope, power supplies, voltmeter and a new piece of test equipment, the System Analyzer pictured in Fig. 15.



Fig. 15. The Pro-Log M422A System Analyzer used in design and field trials.

This unit clips onto the CPU chip in the microprocessor breadboard. It is self-powered, with built-in logic that enables it to observe without affecting the operation of the system (some control functions are available). Because it clips directly onto the microprocessor CPU, it observes everything that flows into or out of the chip, program addresses, instructions coming back from PROM, and data as it is being manipulated by the CPU. The primary characteristic of the System Analyzer is its ability to synchronize on any step of the program. To observe the time delay subroutine in action, set up the address switches to the appropriate program address and observe the display lights which shows everything going on whenever that instruction is executed by the CPU. Equally important, the Analyzer generates a Scope Sync at the same time. If something goes wrong, an oscilloscope can be used to see if it is a hardware or timing problem, rather than a program problem.

The System Analyzer and an oscilloscope are all that we've found necessary to debug hardware. If a program error is found during test, red line the documentation (mnemonics and comments, then the Hex coding) then take the original PROM, put it in the Programmer and create a duplicate PROM with all the corrections as described above. (Note this luxury, one that the hardware designer doesn't have. The old breadboard (PROM) is untouched until erased with an ultra-violet light and is available in case the patches don't work.) Put the new PROM back into the breadboard and continue debugging until all the corrections are made. Remove the breadboard system...ready to use.

Repeat the process at subsystem and system level. For the 12 Hour Clock System, the instructions in Fig. 10 were all that were written and debugged at system level. What need is there for a computer to help? At system level tape the whole program on the wall. The modules are visually obvious and sequenced in PROMs according to convention. .main program at the beginning of the first PROM and subroutines placed after the main program. Because of white space, the modules are highly visible and do not move around on the paper when corrections are made. Corrections are placed in the white space near the affected module. Because of stability of location, you become familiar with the location of modules in the program. You develop a system understanding which is far greater than that allowed by reams of computer printout, which shifts around each time the program is reassembled. Once the system program is debugged, all modules may be moved once to eliminate unused PROM. Often, even this isn't necessary.

Once the design is complete and systems are shipped, they can be tested in the field simply by clipping on the System Analyzer and an oscilloscope. The field service man needs only the Program Assembly Form (properly documented) and hardware schematics.

PRACTICAL EXPERIENCE

The techniques described here have been used on many significant system designs. One of the most complex of these was a heart monitoring system, designed and built three years ago. This system monitored and recorded several heart waveforms, did waveform analysis, real time signal averaging, had automatic gain control and was entirely operated by the microprocessor. The program was about 3,200 instructions long, was written and debugged (including most of the hardware debugging) by two engineers working in parallel on different parts of the design, on a part time basis, in under 600 manhours. It's my observation that the bulk of real-world control problems require less than 2,000 instructions to implement. For this size program computer aided design does little to improve the design approach and does a lot to separate the design engineer from intimate knowledge of his hardware.

CONCLUSIONS

The design--debug procedure described here seems superior to the RAM memory, simulated system approach for many reasons. The documentation is forced to be in lockstep with the hardware and is made visually useful with white space register maps and comments. Therefore, the design is under control. Power can be turned off at anytime in the debugging cycle and turned back on to pick up instantly where the designer left off. No time is wasted loading and dumping programs. The old breadboard can be maintained until the new breadboard is proven. Many times a fix doesn't work and the designer wants to get back to the way it was. With this method, he simply plugs in his last PROM. Old PROMs are erased only when the designer is satisfied with the corrections. Two or more engineers can work in parallel, at two or more workbenches, on two or more modules and simply tie the modules together at subsystem or system level. Engineers can carry test equipment into the field to modify operating systems.

What engineers need to do, rather than to blindly embrace computer aided design, is to standardize mnemonics and the visual conventions for using them. Program design and debugging can then be as efficiently handled as their hardware equivalents. The IEEE should sponsor this effort, rather than pursue its present course of telling engineers they must use computers and high level languages to design microprocessor based systems.

BIBLIOGRAPHY

1. "The Designer's Guide to Programmed Logic", by Matt Biewer. Published by Pro-Log Corporation.

2. "Microprocessors for Dedicated Control", by Matt Biewer. Presented at WESCON '74. Available from Pro-Log Corporation.

3. "What Can You Do With A Microprocessor?" by Robert H. Cushman, EDN, March 20, 1974, pg. 42.

Starting the Design: Pitfalls to Avoid Fall Into 18 Categories

by Michael Hilford

There are a number of pitfalls engineers should take care to avoid when designing a system that uses a microprocessor. In the following, we will look at some of these traps and see how they can be sidestepped.

In planning to use a microprocessor, the engineer should bear in mind that proper performance of the system he is designing depends on successful interaction among hardware, software and people. If this is not handled correctly, the operation of the system is bound to suffer.

For a small company, the decision to incorporate a microprocessor or microcomputer into a product represents a major commitment from both financial and manpower viewpoints. In all probability, the need to avoid making errors during product development becomes more critical than ever before in the company's history.

One important decision the engineer faces is the selection of the one microprocessor that satisfies his system's requirements best. However, it isn't until the system has been well-defined and the minimum tools required for the microprocessor-based product have been selected that the engineer is in a good position to choose the best microprocessor. So the engineer should not commit himself to a particular microprocessor too soon.

Obvious pitfalls that should be avoided can be broken down into three categories: software, hardware, and system. "System" here refers to the interaction between software and hardware.

In the software category, there are 11 possible traps. These are (1) selecting a microprocessor system that has insufficient I/O capabilities; (2) poor system definition; (3) lack of, or poorly written, performance contract; (4) lack of adequate tools to complete the job; (5) underestimation of job complexity; (6) program objective redirection; (7) undertrained personnel; (8) inexperienced management; (9) poor documentation; (10) no proof of progress during program development; and (11) no financial connection made to software development progress.

Hardware Pitfalls

Pitfalls to avoid in the hardware category are (1) inadequate system familiarity; (2) inadequate system definition; (3) designer unfamiliarity with microprocessor characteristics; and (4) poor documentation.

Things to watch out for in the system category include (1) poor documentation; (2) lack of firm guidelines; and (3) lack of performance penalties.

The above items suggest that if a system is well-defined and documented at the outset, many problems concerning software cost and product development scheduling will disappear.

The need for thorough and accurate system definition can't be overemphasized. System definition takes in features, software and memory requirements. Features include the definition of required features and system objectives in written form. Software breaks down as definition of intelligent I/O requiring software; functional block diagram including intelligent I/O; throughput and program documentation requirements; and an outline of the product users' manual for future customers. Memory requirements encompass ROM, PROM, and RAM.

Every electronic system ever designed has had physical, financial and time constraints. Some of the more common constraints of a microprocessor-based system are physical dimensions, power usage and voltage levels, development time available, non-recurring cost limitations (software for in-house computer), in-house computer and programmer capability, and parts availability, including both long lead-time parts and parts not in production.

Anticipating Problems

These constraints must be anticipated, adjusted for, or avoided by correct microprocessor selection. The dimensional and power constraints involve a trade-off between the amount of microcomputer system function that can be performed by the microcomputer and that which must be performed by TTL. Support logic may perform tasks that should be done in the microcomputer system such as I/O selection, prioritized direct memory access control, memory selection, keyboard and display control, and printer control, to mention a few. Each TTL package costs money to install, test, troubleshoot and, in the event of failure, replace. The best microcomputer is the one that requires no supporting TTL.

The development time constraint involves the amount of software that must be generated and debugged to make the microcomputer control a device or machine in real time. Typical devices could be floppy discs, printers, display and keyboards and CRTs. The best microcomputer is one that has a family of intelligent I/O chips that perform these control functions automatically without the need for hundreds of instructions that interweave real-time events.

There are many ways to create and debug software and integrate hardware and microcomputers into functioning systems. However, the optimum, least expensive way to develop a microprocessor-based product is to use tools designed specifically for the purpose. With proper tools, the systems designer can quickly design products having optimum performance. Without them, the system designer can make products only with great effort, money, and time, systems which very likely will not perform in an optimum manner, if at all. Lack of performance usually results in the inability of the designer to redo the software where it is weak. The effort required to get the system to function the first time can consume the available time and funding so that there are not enough resources remaining to improve functionally weak software.

The basic development tool (assemulator) should have these characteristics: (1) direct terminal interface such as teletype or TI Silent 700; (2) flexible program editing capability such as PDP-10 type editor; (3) large program and data storage; (4) easy program and data modification; (5) single step and program trap capability; (6) capability to print a trace of the contents

(Continued on Page 44)

(Continued from Page 30)

of every register in the CPU, on command, (7) simple hardware/software interface; (8) PROM writing capability; (9) ROM object tape format punch capability; (10) memory expansion capability; and (11) assignable I/O.

Besides the assemulator, secondary tools are also needed. Typical of these are a PPS disc/high-speed printer; PPS cross-assembler installed in user's in-house computer; and timeshare or TYMEshare cross-assemulator, all of which are necessary for large (4 to 16k) programs. A TI Silent 700 terminal with tape cassette and a TTY terminal with paper-tape reader/-punch are necessary for small to medium-size (under 2k to 4k) programs.

Tool Set Combinations

Next, we will list the combinations of assemulator and secondary tools according to their desirability, keeping in mind anticipated ROM size requirements. These combinations of tools form tool sets.

For the engineer who is intent on producing complicated products quickly and effectively, the tool sets should contain a PPS disc/high-speed printer assemulator system or a PPS cross-assembler or the timeshare services, TI Silent 700 terminal with tape cassette, and a PPS assemulator.

For the engineer working on less complicated products, the tool set available to him should contain a TI Silent 700 terminal with tape cassette and a PPS assemulator.

A minimum tool set for the development of very simple systems would consist of a teletype with paper reader/punch and a PPS assemulator.

To avoid under-financing a microprocessor-based product, costs at each step of the design effort must be estimated. These may be possible nonrecurring costs, costs of software, hardware, and system development, and documentation and management costs.

Under possible nonrecurring costs, items which should appear are assemulator, in-house software package and conversion, prototype modules, TTY or TI terminal, TTY modification, phone coupler, and normal laboratory equipment such as power supplies and scopes.

Software development costs may be estimated by using a cost per debugged instruction technique, or estimating on the basis of experience (educated guess).

These cost estimating techniques are only rules of thumb and are based on many assumptions. There is no easy way to estimate programming cost and rules of thumb must be applied with great care.

The attempt to estimate the cost of producing a debugged program is the most difficult part of any product cost-estimating activity. The productivity of the programmers varies greatly from person to person

The programming cost benefits that result from choosing a microcomputer that has a complete family of intelligent I/O controllers can be illustrated by comparing a few examples of control of real time events. One

example involves the programming required to display 32 digits and scan, debounce, and provide two-key rollover for a keyboard. This activity takes approximately 22 instructions, without real-time restrictions, to perform when an intelligent I/O is used. It takes approximately 300 real-time instructions to perform in the absence of such a controller. The next example, a floppy disc controller, can completely control up to four floppy discs with approximately 200 instructions, without real-time restrictions, when an intelligent I/O device is used, as opposed to the need for more than 1000 real-time instructions in the absence of such an intelligent controller. In these keyboard display and floppy-disc examples, the real-time controlling activity not only requires significantly more programming and debugging effort, it also requires almost total CPU involvement during its execution. This involvement means that the CPU is not available to do more important tasks so that the ability of the microcomputer to perform a total system function is severely hampered. When an intelligent I/O device is used to control a real-time event, however, only a small percentage of CPU time is required.

Thus, the cost of programming is closely tied to the decision to provide the required tools and the microcomputer with the greatest I/O strength.

Many factors can increase the estimated cost of a product development that includes a microprocessor. Examples are poor vendor performance, job complexity underestimate, lack of adequate development tools, system redefinition, lack of product development talent, lack of managerial talent and lack of consultant performance. Of the above-mentioned items, system redefinition and consultant performance need expansion.

The definition of system requirements should be carefully documented to avoid the system requirement redefinition pitfall. To have them redefined during program development greatly increases the cost of creating the debugged software. These increases can be overlooked if the system is frequently redefined verbally during the system development.

Hiring a consultant may be necessary to ensure that the system meets objectives. Program performance at logical milestones with respect to dates should be carefully defined throughout the development effort. One way to improve consultant performence would be to provide progress payments after the program has been functionally demonstrated to meet milestone requirements and has been properly documented. The documentation at each milestone should be complete enough to enable another programmer to take over the job if necessary. Without a pay-on-performance consultant/company relationship, a manager may find himself in the position of having invested months of valuable time and money on a programming exercise and have only a few thousand instructions that do nothing for the return on his investment. Also, the program may be so poorly documented and organized that a new programmer would not be able to step in and finish the job. The result could be wasted computer funds, time, energy and money. A restart could be impossible due to new demands for company resources or loss of competitive position.

Michael H. Hilford is an engineer with the microelectronic device division of Rockwell International.

HERE COMES THE SECOND COMPUTER REVOLUTION



A triumph of miniaturization is represented in these pictures of old and new computers. The first electronic digital computer, called ENIAC, was completed at the Moore School of Electrical Engineering at the University of Pennsylvania in 1946. In the larger photograph, the two men in the foreground are the co-inventors of the huge machine, J. Presper Eckert Jr. and John W. Mauchly. ENIAC contained 18,000 vacuum tubes and its power source (not shown) occupied about half as much space as the computer itself. The first microcomputer, held by its inventor, M. E. Hoff Jr. of Intel Corp., occupied a tiny chip of silicon (the small rectangle in the center). But it matched ENIAC in computational ability.

Less than thirty years ago, electrical engineer J. Presper Eckert Jr. and physicist John W. Mauchly, at times assisted by as many as fifty helpers, laboriously built the world's first electronic digital computer. Their ENIAC (Electronic Numerical Integrator and Computer) was a fickle monster that weighed thirty tons and ran on 18,000 vacuum tubes—when it ran. But it started the computer revolution.

Now under way is a new expansion of electronics into our lives, a second computer revolution that will transform ordinary products and create many new ones. The instrument of change is an electronic data-processing machine so tiny that it could easily have been lost in the socket of one of those ENIAC tubes. This remarkable device is the microcomputer, also known as the computer-on-a-chip. In its basic configuration, it consists of just that—a complex of circuits on a chip of silicon about the size of the first three letters in the word ENIAC as printed here. Yet even a medium-strength microcomputer can perform 100,000 calculations a second, twenty times as many as ENIAC could.

This smallest of all data-processing machines was invented six years ago, but its mass applications are just beginning to explode, setting off reverberations that will affect work and play, the profitability and productivity of corporations, and the nature of the computer industry itself. For the microcomputer provides an awesome amount of computer power in a package that in its simplest form costs less than $10 bought in quantity and easily fits inside a matchbox. Accessory devices bring microcomputer prices to between $50 and $250 apiece, to be sure, but that's still a lot less than the thousands of dollars a minicomputer costs.

The brainpower of a digital computer is now available on a little chip of silicon. The reverberations will affect both businesses and consumers.

by Gene Bylinsky

It's cheaper to move electrons

And unlike the familiar older computers that come in their own boxes, the microcomputer is mounted on a small board that can be made to fit easily and unobtrusively into a corner of an electric typewriter, a butcher's scale, a cash register, a microwave oven, a gas pump, a traffic light, a complex scientific instrument such as a gas chromatograph, and any of a myriad other devices whose capabilities already are being enhanced by these slices of electronic brainpower. Soon microcomputers will start replacing wheels, gears, and mechanical relays in a wide variety of control applications, because it's much more efficient to move electrons around than mechanical parts.

To cite these applications and capabilities, as well as many other uses to come in the home, the factory, and the automobile, is to do only pale justice to this marvelous invention. What sets any computer apart from every other kind of machine is its stored and alterable program, which allows one computer to perform many different tasks in response to simple program changes. Now the microcomputer can impart this power, in a compact form and at a low price, to many other machines and devices.

In the most common form of microcomputer, furthermore, a user can change the program simply by unplugging a tiny memory chip and putting a new one in its place. To show off this versatility, Pro-Log Corp. of Monterey, California, built a demonstration apparatus that in its original version is a digital clock; when a program chip that runs the clock is removed and another is put in its place, the thing suddenly starts belting out a tinny version of the theme from *The Sting*. With still another memory chip, it becomes a rudimentary piano.

An antidote for inflation

Besides providing versatility for users, the microcomputer makes possible large economies in manufacturing. Now a manufacturer can buy a standard microcomputer system for many different products and use a different program chip with each. By doing so, the manufacturer can save substantial amounts of money since a single microcomputer can replace as many as 200 individual logic chips, which cost about $3 each.

The use of microcomputers, moreover, can substantially reduce service and warranty costs because the reliability of the electronic portion of a device is increased up to tenfold. A microcomputer that replaces, say, fifty integrated circuits does away with about 1,800 interconnections—where most failures occur in electronics. The microcomputer, in other words, is one of those rare innovations that at the same time reduces the cost of manufacturing *and* enhances the capabilities and value of the product. Thus the microcomputer may be the best technological antidote for inflation to come along in quite a while.

Even the men who make and use microcomputers say that they haven't yet grasped the device's full implications, but they know the implications are large and far reaching. Fairly typical is the comment of Edward L. Gelbach, senior vice president at Intel Corp., the Santa Clara, California, semiconductor company where the tiny computer was invented. "The microcomputer," he says, "is almost too good to be true."

The microcomputer is the logical end result of the electronics industry's headlong drive to miniaturize. The industry has galloped through three generations of components in as many decades. In the late 1950's, the

Research associate: Alicia Hills Moore

transistor replaced the vacuum tube. Within a few years, the transistor itself gave way to "large-scale integration," or LSI, the technique that now places thousands of microminiaturized transistors—an integrated circuit—on a sliver of silicon only a fraction of an inch on a side. LSI made possible the suitcase-sized minicomputer.

A bold technological leap

The semiconductor logic circuit, of course, contained the seed of the microcomputer, since the chip had logic elements on it—the transistors. But the individual chips were designed to perform limited tasks. Accordingly, the central processing units of large computers were made up of hundreds, or thousands, of integrated circuits.

Logic chips were also employed for control or arithmetic functions in specialized applications. In what became known as "hard-wired logic" systems, chips and other individual components were soldered into a rigid pattern on a so-called printed-circuit board. The fixed interconnections served as the program. Curiously, it was even less flexible than ENIAC's primitive array of plug-in wires that could be moved around to change the program.

The electronic calculator, in all but the latest versions, uses hard-wired logic. The arithmetic functions, or the operating program instructions, are embedded in the chips, while the application program is in the user's head—his instructions yield the desired calculations.



The intricate circuits of a microcomputer are first drawn on paper and then reduced photographically onto glass "masks" for photoengraving on a chip of silicon. Here a Motorola engineer holds plastic sheets—with circuits imprinted in various colors—that are used to check for accuracy during the reduction process

A young Intel engineer, M.E. Hoff Jr., envisioned a different way of employing the new electronic capabilities. He had received a Ph.D. in electronics from Stanford University, where he had become accustomed to solving problems with general-purpose data-processing machines. In 1969 he found himself in charge of a project that Intel took on for Busicom, a Japanese calculator company. Busicom wanted Intel to produce calculator chips of Japanese design. The logic circuits were spread around eleven chips and the complexity of the design would have taxed Intel's capabilities—it was then a small company.

Hoff saw a way to improve on the Japanese design by making a bold technological leap. Intel had pioneered in the development of semiconductor memory chips to be used in large computers. (See "How Intel Won Its Bet on Memory Chips," FORTUNE, November, 1973.) In the intricate innards of a memory chip, Hoff knew, it was possible to store a program to run a minuscule computing circuit.

In his preliminary design, Hoff condensed the layout onto three chips. He put the computer's "brain," its central processing unit, on a single chip of silicon. That was possible because the semiconductor industry had developed a means of inscribing very complex circuits on tiny surfaces. A master drawing, usually 500 times as large as the actual chip, is reduced photographically to microminiature size. The photo images are then transferred to the chip by a technique similar to photoengraving.

Hoff's CPU on a chip became known as the microprocessor. To the microprocessor, he attached two memory chips, one to move data in and out of the CPU and one to provide the program to drive the CPU. Hoff now had in hand a rudimentary general-purpose computer that not only could run a complex calculator but also could control an elevator or a set of traffic lights, and perform many other tasks, depending on its program. The microcomputer was slower than minicomputers, but it could be mass-produced as a component, on the same high-volume lines where Intel made memory chips—a surprising development that would suddenly put the semiconductor company into the computer business.

Hoff had strong backers in Intel's top executives: President Gordon E. Moore and Chairman Robert N. Noyce, the co-inventor of the integrated circuit. Unlike many other specialists, Noyce and Moore had sensed the potential of the microcomputer early on, and they lent enthusiastic support to Hoff's project. Most others had visualized a computer-on-a-chip as being something extremely expensive and far in the future. When in the late 1960's Noyce suggested at a conference that the next decade would see the development of a computer-on-a-chip, one of his fellow panelists typically remarked in all seriousness: "Gee, I certainly wouldn't want to lose my whole computer through a crack in the floor." Noyce told the man: "You have it all wrong, because you'll have 100 more sitting on your desk, so it won't matter if you lose one."

Using words to replace hardware

After other Intel engineers who took over the detailed design work got through with it, Hoff's invention contained 2,250 microminiaturized transistors on a chip slightly less than one-sixth of an inch long and one-eighth of an inch wide, and each of those microscopic transistor

was roughly equal to an ENIAC vacuum tube. Intel labeled the microprocessor chip 4004, and the whole microcomputer MCS-4 (microcomputer system 4). "The 4004 will probably be as famous as the ENIAC," says an admiring Motorola executive. Despite its small size, the 4004 just about matched ENIAC's computational power. It also matched the capability of an I.B.M. machine of the early 1960's that sold for $30,000 and whose central processing unit took up the space of an office desk. If anyone had suggested in the days of ENIAC that this kind of advance would take place so soon, says Presper Eckert, now a vice president at Sperry Univac, the idea would have struck him as "outlandish."

For logic and systems designers the appearance of the microcomputer brought with it a dramatic change in the way they employed electronics. They could now replace all those rigid hard-wired logic systems with microcomputers, because they could store program sequences in the labyrinthine circuits of the memory chip instead of using individual logic chips and discrete components to implement the program. Engineers thus could substitute program code words for hardware parts.

For the semiconductor industry the arrival of the microprocessor on a chip signaled the end of a costly search for ways to reduce the complicated technology to more generalized applications. "The problem," says Moore of Intel, "was that as the technology got more complex you couldn't find any generality to the circuit functions. What customers wanted was one of this circuit, one of that circuit to build a system." Such demands threw monkey wrenches into the industry's efforts to hold down costs through mass production.

The industry kept flailing and groping for ways to master the problem. Texas Instruments, for instance, had a big program aimed at using computer-guided design to make production of integrated logic components more flexible. Fairchild Semiconductor talked about turning out as many as 500 different logic components a week to suit the requirements of different customers. In these attempts, engineers were trying to force the technology to become more flexible. Ted Hoff's solution, to make the internal design itself more flexible, was far more elegant and more powerful. Says Moore: "Now we can make a single microprocessor chip and sell it for several thousand different applications."

A rush to get on board

At first the semiconductor industry showed surprisingly little interest in this great leap in its technology. Robert Noyce recalls that when Intel introduced the microcomputer late in 1971, the industry's reaction was "ho hum." Semiconductor manufacturers had made so many extravagant promises in the past that the industry seemed to have become immune to claims of real advances. Besides, the big semiconductor companies—Texas Instruments, Motorola, and Fairchild—were preoccupied with their large current business, integrated circuits and calculator chips. "Looking back," says Fred Bucy, T.I.'s executive vice president and chief operating officer, "we probably should have started on microcomputers earlier."

Only Rockwell International and National Semiconductor got into the field early on, about a year after Intel. Fairchild came out with a microprocessor chip that it sold primarily to calculator manufacturers. It took another six months or so before the new economics of the microcomputer stung the other giants into action. By that time, hardly anyone could have missed the message: a microprocessor and its memory could replace a lot of individual logic chips—anywhere from ten to 200. To speed the adoption of microcomputers, Intel undertook to recast the thinking of industrial-design engineers—the company taught 5,000 engineers the use of the microcomputer in the early Seventies and another 5,000 or so later on. Once these engineers started ordering the tiny computers in some quantity, the big companies, as Noyce puts it, said, "We've got to get on board here."

They rushed to get on board by "second-sourcing"—i.e., copying—Intel's microcomputers. Second-sourcing is a common practice in the semiconductor industry. More often than not, it is done without the original manufacturer's permission or cooperation, but the practice is nonetheless widely accepted by the companies involved. It works to the benefit of the user in establishing a competitive source for the component as well as a backup for the original manufacturer. In fact, users normally demand second-sourcing.

Late but nimble

Second-sourcing microcomputers proved to be a complex task, however. What's more, Intel kept moving. It followed up the 4004 with a more capacious 8008 model in 1972, and toward the end of 1973 brought out its second-generation microcomputer, the 8080. This was twenty times faster than the 4004. Even then most competitors had no microcomputers of their own to offer. The first real competition to the 8080 was Motorola's 6800, which came a year afterward. The late starters finally began to catch up this year when Texas Instruments, General Instrument, and others announced microcomputer models of their own. T.I. also introduced its copy of the 8080 only this year.

To paper over the gap, some nimble competitors upgraded calculator chips and started calling them computers-on-a-chip. With memory on the same square of silicon, these basic units can perform simple and even medium-complexity control functions—running washing machines or microwave ovens, for instance. T.I., Rockwell, and others now offer such chips. The T.I. product, TMS 1000, sells for as little as $4 in large quantities.

All these companies, and many others, are battling for a market that so far is fairly small—this year it will

amount to only about $50 million. But it is expected to expand to $150 million next year, and to reach $450 million by 1980. In these estimates, the microprocessor chips account for only 15 to 20 percent of the dollar total, with memories and other components making up the bulk of the new business.

Applications of microcomputers today are tilted heavily toward data-processing equipment of various kinds, including computer terminals and other accessories. The other major market is retailing equipment—electronic cash registers and point-of-sale terminals. But the picture is expected to change drastically in a few years as microcomputers invade consumer products in force. T.I. estimates that consumer-product uses will account for about one third of the predicted $450-million-a-year market for microprocessors in 1980.

Opportunities for upstarts

In their capabilities, microcomputers cover quite a range of applications. A simple microcomputer can act as a miniature controller, replacing an electromechanical relay or hard-wired logic systems. A more powerful model, such as the 8080, can control a computer printer, or a whole series of them. Still more powerful models begin to match—and some already exceed—minicomputers in their computational speeds.

The tiny computer is beginning to generate not only new products but new companies as well. Says Gordon Hoffman, an executive at Mostek, a Dallas semiconductor house: "A lot of big companies are going to be improperly prepared to take advantage of the microcomputer. If they don't take advantage of it, they may find themselves out in the cold when a little upstart comes along and says, 'I can do it better with a microcomputer.' "

That kind of competition has already begun, with many fast-moving small companies taking advantage of the microcomputer's mighty power. A few examples:

- Chemetrics Corp. of Burlingame, California, only two years old, has brought out an advanced blood-chemistry analyzer.
- Electro Units Corp. of San Jose has developed an electronic control system for bars; it doles out precisely measured drinks and serves as an attentive inventory controller too.
- Telesensory System Inc. of Palo Alto is introducing this fall a "talking" calculator for the blind, with a recorded vocabulary of twenty-four words for spoken verification of calculation steps and results.

Large companies, of course, are also using the capabilities of the computer-on-a-chip to turn out new products. Among them:

- General Electric, which is looking into many possible applications, recently introduced a robot industrial tool run by a tiny computer.
- AMF, with the aid of Motorola, developed an automatic scorer now being demonstrated in bowling alleys.
- Tappan Co. is designing a microwave oven with "touch-and-cook" controls; it uses the single-chip microcomputer made by Texas Instruments.

For companies large and small, instrumentation is proving to be one of the most rewarding areas of microprocessor applications. Because of its powerful data-processing capacity, a computer-on-a-chip can not only impart brand-new capabilities to an instrument but also make it much easier to operate. With the microcomputer helping out, an unskilled person can operate a complex instrument, because, as one Perkin-Elmer engineer puts it, "the skill now resides in the microcomputer." Perkin-Elmer has already introduced two different spectrophotometers incorporating the microcomputer and is working on other uses in scientific instruments.

Microcomputers will also make a lot of laboratory-type analytical equipment more readily applicable to process control. Leeds & Northrup has already produced one such instrument, a particle analyzer that uses a laser beam to measure particles and a microcomputer to figure out their size distribution. The device is being tested in a taconite (iron ore) plant, but it can be adapted to other customers' needs through a change in its program.

Semiconductor manufacturers are also looking for applications of microcomputers to appliances such as washing machines and refrigerators. The current recession has delayed new-product introduction in this field, but microcomputers are being designed into models that are expected to start showing up in about two years.

The automobile may prove to be a big user of electronics in years to come. Some electronic components are already being employed in cars to supervise ignition, measure voltages, and so on. Microcomputers are expected to start appearing in automobiles toward the end of this decade. Ford Motor Co. has found that microcomputer-run controls can cut fuel consumption by as much as 20 percent under test conditions. The company plans to introduce the tiny computers in a 1979 car. Other automakers have similar plans.

Like going from wood to nuclear fuel

In many other areas, microcomputers promise spectacular advances. In the home, microcomputer controls could result in savings on electric and heating bills. For the military, the tiny computers promise the evolution of more versatile weapons. In medical electronics, they open up possibilities for compact and less costly diagnostic instruments. There are indications that in connection with complex optical and mechanical devices, microcomputers could help restore vision for some of the blind. In one project, a microprocessor chip will be embedded in an eyeglass frame to decode visual information from artificial "eyes" and send it to the brain.

As is true with any other computer, the largest costs—and most problems—arise in writing application programs for microcomputers. Basically, a digital computer

continued page 182



Measuring out drinks

Teaching arithmetic

Testing eyes





Weighing and displaying



Controlling traffic

THE MICROCOMPUTER'S LENGTHENING REACH

The computer-on-a-chip is beginning to enhance the capabilities of familiar products and create new ones too. A few examples are pictured here. Lower left: a traffic-flow-control system under development by TRW Inc. for the city of Baltimore, tiny data processors tied to a central computer will direct lights at 900 intersections. The items in the three upper pictures are all made by California companies. Upper left: the Dioptron, which measures the objective refraction of the eye for eyeglass prescriptions (Coherent Radiation, Palo Alto). Middle: a computerized mixed-drink dispenser for bars; it also keeps track of inventory (Electro Units Corp., San Jose). Upper right: the Digitor, a teaching aid to help youngsters learn arithmetic (Centurion Industries, Inc., Redwood City). In the foreground of the picture just above is a computerized scale that not only does the weighing, like the older scale next to it, but also converts the weights to prices and operates a display; it can also print a label with the weight and price if desired (Toledo Scale Co.).

Computer Revolution *continued from page 138*

runs in response to instructions written in the binary code of ones and zeros. That's how the first computers were programmed—with the complex instructions written out painstakingly by hand. To ease the programmers' task, the industry has over the years developed high-level computer languages in which abbreviations or even words substitute for whole series of numbers. Along with the languages came such programming aids as assemblers and compilers.

The semiconductor industry makes such aids available to microcomputer users. The machines are, in effect, small computers that utilize microprocessors. They sell for $2,500 to $10,000. Motorola calls its device the Exorciser; Intel's is called the Intellec.

Problems arise when design engineers who have previously dealt with electromechanical relays, or even hardwired logic, and are untutored in computer programming, suddenly face the complex accoutrements of data processing. For some, says one specialist, the experience is like "going from wood burning to nuclear fuel." As a result, something of an occupational obsolescence has temporarily developed in the design field because the engineers who are most skilled in product design usually have little or no experience with microprocessors and their applications.

Trying to fill the educational gap, M.I.T. and some other universities have begun intensive courses for both students and industry representatives. Reports M.I.T. Professor H.M.D. Toong: "Students go right from here out into industry and get jobs first thing heading microcomputer development and applications departments." Some specialists think that the applications of microcomputers will start expanding manyfold when the new graduates begin to enter the work force in large numbers.

The 99.9 percent price decline

For semiconductor companies the microcomputer opens another broad avenue for growth. With phenomenal price declines a way of life, the industry is a voracious consumer of new markets. Industry executives like to note that the price of an electronic function such as a transistor dropped 99.9 percent from 1960 to 1970 and is still declining. As one man puts it, "It's like putting an $8 price tag on an $8,000 Cadillac."

At the same time, each new advance in technology has brought with it a widening use of electronics. Texas Instruments calculates that during the vacuum-tube era, digital-electronic sales rose on a slope of about 10 percent a year. In the days of the transistor, the slope steepened to an 18 percent annual increase. Integrated circuits increased the sales growth rate to 38 percent. Now T.I. expects another upward tilt in the curve in the late 1970's, thanks chiefly to the microcomputer. The company anticipates that for the foreseeable future sales of electronic components will climb at a dizzying rate of 50 to 60 percent a year.

There seems to be little disagreement that the microcomputer is close to being an ultimate semiconductor circuit and that it now sets the direction for semiconductor technology. On the face of it, the principal beneficiary of this trend would appear to be Intel. The company now dominates the microcomputer market. What's more, it mainly makes semiconductor memories of the kind that go into microcomputers and does not make the integrated circuits that microcomputers replace. The principal losers would seem to be Texas Instruments, Fairchild, Motorola, and National Semiconductor, which are big in what is called transistor-transistor logic (TTL), the mainstay of the integrated-circuit business today—precisely the circuits the microcomputer replaces.

The Texans change horses

But that's not how top executives of some of those companies see the future. T.I.'s Fred Bucy envisions his company emerging as a major force in microcomputers. So does Charles E. Sporck, president of National Semiconductor. And both are probably right. Bucy stresses, and others agree, that the microcomputer's biggest use will be in applications where electronic devices have never been employed before. New applications thus will be far more important than replacement of TTL logic. Bucy also notes that T.I. is the only semiconductor company "that has lived through all the generations of electronic components. We've successfully moved from one hot to the next." Few executives in the industry would dispute T.I.'s obvious strengths as a $1.5-billion company even if it has been late in microcomputers. National Semiconductor, too, is an exceedingly clever marketer.

Everyone agrees, furthermore, that there will be a whole spectrum of microcomputers aimed at different applications, with many companies sharing the anticipated big market. And it is generally agreed that the most successful makers of microcomputers will be those that supply the best programming tools—the effort to generate software to go with the tiny computers is a new activity for semiconductor companies, with the exception of T.I., which for years now has been making both minicomputers and very large machines.

Bucy and other T.I. executives feel that's another plus for their company. To keep its computers tied together, and to ease the task of users who want to employ microcomputers in conjunction with bigger machines, T.I. a few weeks ago introduced a powerful microcomputer whose software is compatible with that of the company's minis. T.I. sees a big competitive advantage in this approach, since the software of most other microcomputers does not directly match that of bigger computers.

The ability of users to operate a whole hierarchy of computers, from a big host machine to the microcomputer far down in the organization, will speed the trend

continued page 184

toward "distributed" computer power. Bucy sees as a result a computer world polarized into giant machines and huge numbers of microcomputers, with medium-sized computers diminishing in importance.

Other specialists see computers of the future evolving into modular processor systems based on microcomputers, with many of their programs embedded in microcomputer memories, replacing expensive software. Frederick G. Withington of Arthur D. Little, Inc., predicts that ten years from now, as a result of the semiconductor industry's nonstop price erosion, the cost of even the largest CPU may come down to about $30,000.

Manufacturers of bigger mainframes are indeed beginning to incorporate microcomputers not only into terminals and minicomputers but also into their large machines, to control such functions as input and output of data. A vice president of NCR says that his company is "going to concentrate on the use of microprocessors in microcomputers, minis, and on up the line." NCR buys microcomputers from semiconductor manufacturers but it also plans to make its own. Burroughs already manufactures its own microcomputers and uses them in a variety of devices, including a small business computer. Control Data buys from Intel. I.B.M. and Honeywell do not yet make a microprocessor on a chip.

Computers by the millions

For manufacturers of big mainframes, then, the microcomputer has so far been a new component rather than a competitor. But for manufacturers of minicomputers, the arrival of the microcomputer has created a competitive danger—the micros are encroaching on the minis. To counter the threat, Digital Equipment Corp., No. 1 in minis, has made arrangements with a semiconductor company, Western Digital Corp., under which Western makes microprocessors and associated components. Digital Equipment then puts the devices on circuit boards and sells the microcomputers in direct competition with the semiconductor houses.

Some semiconductor companies, in turn, have come out with microcomputers that run on programs written by Digital Equipment and Data General Corp. for their minicomputers. These microcomputers do essentially the same job but sell for a lot less than the original minis. This blurring of dividing lines between computer and semiconductor manufacturers is expected to continue. Only half in jest, Noyce already calls Intel "the world's largest computer manufacturer."

In its impact, the microcomputer promises to rival its illustrious predecessors, the vacuum tube, the transistor, and the integrated-circuit logic chip. So far, probably no more than 10 percent of the tiny computer's potential applications have reached production stage. Today, nearly thirty years after the debut of the ENIAC, there are about 200,000 digital computers in the world. Ten years from now, thanks to the microcomputer, there may be 20 million.

END

Too small. Probably 20M/year now.

electronic products

Magazine
January 20, 1975







Primer on Microprocessors

PART I



Reprinted from ELECTRONIC PRODUCTS MAGAZINE, January 20, 1975 and February 17, 1975, 645 Stewart Avenue, Garden City, New York 11530, 1975 United Technical Publications, Inc., a division of Cox Broadcasting Corporation.

Not since the development of the transistor in 1948 has any product or technology offered such an exciting promise of things to come as has the microprocessor. Applications span the entire realm of electronics and extend into new areas where existing technologies had never before penetrated. Although much has been written about these MSI/LSI integrated circuits, Electronic Products Magazine felt it was time for an article that concentrated heavily on microprocessor basics. Both users and manufacturers agreed emphatically. The material that forms the basis for our two part feature was originally prepared by National Semiconductor to train its field engineers. We think you'll find the presentation interesting and informative.





Since the microprocessor is a computer in IC form, a good place to start is with computers. Simply put, a computer is a device capable of automatically carrying out a sequence of operations on data expressed in discrete (digital) or continuous (analog) form. Its purpose is to solve a problem or class of problems; it may be one of control, analysis, or a combination of the two. In digital computers, numbers are represented by the presence of voltage levels or pulses on given lines. A single line defines one bit (short for binary digit or a base-2 number). A group of lines considered together is called a "word"; a word may represent a computational quantity (operand) or it may be a directive specifying how the machine is to operate on computational quantities.

To accomplish automated computation or control, the computer must perform various internal functions. The most obvious is to do arithmetic type of operations (add, subtract, etc.) on two operands. The section performing this function is the Arithmetic Unit (AU).

Something must control the arithmetic unit to make it follow the specific sequence of operations necessary to solve a given problem. In other words, a sequencing mechanism is required, furthermore, if the computer is to be programmed, the sequencer must also be programmable. Some storage is necessary in which to hold the required sequence of operations before beginning a computation. The sequencer can be separated into two

functional units, program storage and control.

The control unit can be viewed as sensing external conditions and issuing commands to other machine elements. For example, the control unit sends commands to the arithmetic unit to initiate arithmetic operations, or sends commands to the program storage, which causes it to look-up the next program directive. The control unit senses such conditions as the completion of an arithmetic operation, the sign of a result, and the presence of stop/start signals from the computer operators. The machine just defined is represented in block diagram form in Fig. 1.

From the diagram, it is evident that no provision has been made to input data (operands) into the machine or to output the results of operations on these operands. Furthermore, no temporary storage has been provided to hold the intermediate or partial results of computations as well as the operands themselves. These items can now be added to complete the computer (Fig. 2). The input unit is indicated, but its connection is left unspecified until the interface is determined.

Basic elements of a computer

When the completed machine is inspected, some potential redundancies are noted. There are three separate storage elements: operand, program and temporary. Could all three be combined into one storage unit or memory, and simply partitioned into three segments? Almost, but it will be more efficient if the temporary storage is maintained as a separate element and operand and program storage combined into one main memory unit. Such a simplification yields a more traditional looking representation of a computer (Fig. 3).

The four basic elements of all programmable computers emerge:

- **Memory** — A storage unit. In modern computers, memories are implemented with semiconductor or magnetic core systems. Memories can be read-only (ROM), for program storage, or read/write random access (RAM) for program, operand or temporary storage. Data is usually stored in binary form.



Fig. 1. In this rudimentary microprocessor, the control unit sends commands to the arithmetic unit to initiate arithmetic operations, or sends commands to program storage to look up the next instruction.

- **Arithmetic unit** — Often referred to as the arithmetic and logic unit (ALU), it performs the arithmetic operations on operands or provides partial results within the computer.
- **Control unit** — Referred to as the brain of any computer because it coordinates all units of the computer in a timed, logical sequence. In fixed-instruction computers, this unit receives directives from the program memory (hereafter directives will be called "instructions" since they instruct the computer what actions to take and when to take them). These instructions are in sequences, called programs. They reside in the memory and are referred to as software. The control unit is closely synchronized to the memory cycle speed and the execution time of each fixed instruction is often a multiple of the memory speed.
- **Input/Output** — The means by which the computer communicates with a wide variety of devices, referred to as peripherals. They include switches, indicator lamps, teletypewriters, CRT's, magnetic or paper tape units, line printers, A/D or D/A converters, card readers and punches, communication modems, etc. The I/O lines can be connected to intermediate storage devices for use with mass memories, including magnetic discs, magnetic drums and large-scale RAM systems.

To illustrate the operation of this microprocessor, or digital computer, compare two systems for solving simple mathematical expressions, both composed of the classic elements of a computer: memory unit, arithmetic unit, control unit, and input/output unit.

The first such system (Fig. 4) is a man with a cal-



Fig. 2. By adding input and output functions plus operand and temporary storage to the rudimentary unit, a complete microprocessor evolves.

culator. The program and operand storage (memory) is the piece of paper containing a list of instructions for the man, the arithmetic unit is the calculator, the control unit is the man's brain and fingers, the input unit is his eyes and the output unit is his hand.

Examine the directions (program) that the man is to follow to solve a simple addition problem (note that this computer is externally programmed).

To add:

1. Clear calculator
2. Enter Operand #1 into calculator
3. Depress + key
4. Enter Operand #2 into calculator
5. Depress = key
6. Read and record result
7. Halt

This program would be applicable to any pair of operands to be added. But consider each step the man/calculator executes in solving the problem. For simplicity's sake, assume the problem to be solved is 6 + 2 = ?; therefore, Operand #1 = 6 and Operand #2 = 2:

Instruction: Fetch

1. Control unit (brain) causes eyes to read step 1 from list of directions (first instruction is fetched from memory)

Instruction: Execute

2. Control unit directs fingers to depress "clear" key (first instruction is executed)

1 CYCLE

Instruction: Fetch

3. Control unit causes eyes to read step 2 from list (next instruction is fetched)

Operand: Fetch

4. Control unit causes eyes to input Operand #1 (execution of instruction begins with retrieval of 1st operand from memory)

Instruction: Execute

5. Control unit directs finger to depress keys that correspond to the value of 1st operand (in this case 6)

1 CYCLE

Instruction: Fetch

6. Control unit causes eyes to read step 3 from list (fetch)

Instruction: Execute

7. Control unit directs finger to depress + key (execute)

1 CYCLE

Instruction: Fetch

8. Control unit causes eyes to read step 4 from list (fetch)

Operand: Fetch

9. Control unit causes eyes to input Operand #2 (1st-half execute)

Instruction: Execute

10. Finger depresses keys corresponding to value of 2nd operand, a 2 (2nd-half execute)

1 CYCLE



Fig. 3. By rearranging the elements shown in Fig. 2 the microprocessor reveals its conventional computer structure.

Instruction: Fetch
11. Read step 5
Instruction: Execute
12. Finger directed to depress = key

Instruction: Fetch
13 Read step 6
Instruction: Execute
14. Hand outputs result by recording it in proper place on sheet of paper

Instruction: Fetch
15 Read step 7
Instruction: Execute
16 Halt.

1 CYCLE
1 CYCLE
1 CYCLE

The computer has executed its program, outputted the result and halted; the operation is complete. Note that each step is identified as being one of three types: instruction fetch, operand fetch or instruction execute. Also the cycles, the basic unit of machine timing, are identified. As a minimum, a cycle consists of one instruction fetch and one instruction execute; if a stored operand is involved, an operand fetch is required between the instruction fetch and the execute subcycles.



Fig 4. In this non-traditional representation of a computer, the man performs input/output and control functions, while the calculator serves as the arithmetic unit and the paper provides memory.

A cycle is the time required by a computer to fetch, decode or execute one program step (instruction). Cycle times range from 200 nsec to several hundred microseconds. In minicomputers, machine cycle time is usually equal to memory cycle time, that is, a mini that touts a 1 2 μsec cycle time actually would have a 2.4 or 3 6 μsec cycle instruction execution time.

Microcomputer performance criteria

In microcomputers, the basic time interval is the microcycle Since both the instruction fetch and instruction execute subcycles are each comprised of one or more microcycles, depending on the machine and instruction, the cycle time calculation becomes ambiguous and complex. To illustrate, consider a microcomputer that requires two microcycles to fetch an instruction, one microcycle to decode, and one microcycle to execute a "register add" instruction, two microcycles to execute a "jump to subroutine" instruction, etc If we assume a 2 μsec microcycle, this machine would require a cycle time of 6 μsec to add two registers (3 microcycles) or 8 μsec to jump to subroutine (4 microcycles). Confused? Don't feel bad; so is everyone else!

The point is: Cycle speed or cycle time alone is not a valid evaluation criterion for a computer, and especially not for a microcomputer To provide a performance indicator, the efficiency of the instruction set must also be considered — what can an instruction really do and how long does it take to fetch it, execute it and be ready to fetch the next instruction?

Now, look at a classic stored-program computer (Fig. 9) and see how it might be used to solve the same problem. The memory is composed of storage space for a large number of "words," with each storage space identified by a unique address The word stored at a given address might be either computational data (operand) or an instruction (such as add, read from memory, etc.). Two temporary storage registers, each capable of containing one word, are included in the memory These registers are designated as Memory Address Register (MAR) and Memory Data Register (MDR) The MAR contains the address where information is to be read from memory or written (stored) into memory, while the MDR contains the data being exchanged with memory

The simplest ALU consists of an adder and an accumulator. The adder adds (or performs similar logical operations, e g , OR) two inputs, A and B, and produces the output. The accumulator holds intermediate results of a computation or numbers for a pending computation. The accumulator is the temporary storage to which we've been referring, the storage that, for reasons of efficiency, was not included in the main memory

The remainder of the CPU, the control portion, is implemented using an instruction register (IR), a control decoder and sequencer, and a program counter (PC). A machine instruction is transferred from program storage memory into the IR and is subsequently interpreted by the decoder/sequencer, which issues the appropriate control pulses to the other computer elements. The PC contains, at any given time, the address in memory of the next instruction. This counter is normally incremented by one immediately following the reading of a new instruction. The PC contents can be replaced by the contents of a specified memory location if the last instruction was of the jump class. This causes the next instruction to be read from a program-specified location instead of from the next sequential location.

Finally, a means of input/output (I/O) is provided via an I/O register, through which data exchanges take place with external, or peripheral devices. Voila! A complete computer.

Let's continue the analysis by executing the program described below (note this is essentially the same problem used to illustrate the man/calculator):

> "Read in an operand from the I/O. Store it in memory location 50. Read in another operand from the I/O. Store it in memory location 51. Add the two numbers together. Store the result in memory location 60, and halt."



Fig. 5. In the control unit, the instruction register receives the machine instructions from program storage. These are then interpreted by the decoder/sequencer, which controls the various microprocessor elements.

Here is a program to execute this task, it is stored in consectutive memory locations beginning at address location 100.

Memory location	Instruction (contents)
100	Input to accumulator
101	Store accumulator at 50
102	Input to accumulator
103	Store accumulator at 51
104	Add accum Loc. 50 Place result in accumulator
105	Store accumulator at 60
106	Halt

To execute the program, the program counter points to each instrument in turn, starting at 100. The processor fetches the instruction, decodes it, and finally executes it i none or more microcycles. When the microprocessor reaches 106, the operation is complete. No human intervention was required — every operation was automatic. All computers, regardless of their size or intended purpose, operate in a similar manner. It must be emphasized, however, that many variations are possible within this basic architectural frame-work.

Variations on a theme

Common improvements, additions and/or alternations to the classic architecture described above include multiple accumulators, sophisticated I/O structures, index registers, indirect addressing, interrupts, push-down stacks and microprogrammed control units. Such features can enhance a microprocessor's capabilities and are often the basis for comparisons between various machines, as well as providing a theme for competitive advertising and salesmanship. In view of these three facts, a discussion of basic computer variations follows:

Accumulators, multiple — By definition, an accumulator provides a temporary storage medium. Temporary storage allows programs to execute faster and more efficiently by obviating the need to store partial or intermediate results in main memory and subsequently to retrieve them for use in additional computations. Multiple accumulator registers allow several partial results to be maintained at the computer's fingertips, thereby eliminating the many program steps that would otherwise be required to store and then retrieve data (shorter programs cost less to write, less to store and execute faster than longer programs). Four accumulators are able to provide a great deal of programming and operational versatility, and it is often considered an optimum number.

I/O structures — A basic input/output system provides a single input port and a single output port. A port allows transfer of one word of data across the

computer's boundary More sophisticated I/O units facilitate the use of multiple input and output ports, allowing virtually simultaneous communication with many peripheral devices Another powerful I/O technique, referred to as DMA (for direct memory access), allows peripheral devices to transfer data directly into and out of memory, independent of the control unit and the operating program. This contrasts to the more conventional programmed I/O, where an explicit program instruction is required for any data transfer. The DMA technique facilitates faster data exchanges with memory, with fewer program steps, and is considered most applicable to bulk storage device (disc) interfaces and computer-to-computer connections. Contrary to occasional misuse of the term, DMA is not a uniquely defined off-the-shelf circuit, but can be implemented in a variety of ways in any general purpose computer.

Index registers — This feature provides programming flexibility by providing the user with more memory addressing modes. As a rule, when a programmer wishes to retrieve an operand from memory, he specifies its address in the instruction that calls for work to be performed on that operand (e g., add it to an accumulator). The presence of an index register(s) allows the programmer to modify or index the operand address with the number contained in the register. Typically, the operand address from the instruction would be added to the content of the index register Such a feature greatly simplifies the transfer of an array or field of data into or out of memory. Machines with two index registers offer enhanced programming versatility over machines with a single register



Fig. 6. Input/output register interface unit. This component provides the data exchange link between the microprocessor and the outside world.



Fig. 7. Elements of a memory unit. In the operation of a memory, the MAR contains the address where information is to be stored or read. The MDR holds the data to be stored or receives the data as it is read.

Indirect addressing — This is done when the address contained in the instruction specifies only the address of a memory word, which itself, specifies the operand address An indirect address is an address in an instruction that indicates the location of the address of the referenced operand Think of it as a computerized treasure hunt — the instruction does not tell the location of the "treasure" (operand), but tells where to go to find a clue that gives its location Multilevel indirection is possible, although not considered necessary. Here the system jumps through two or more clues until the operand is found Indirect addressing provides great programming flexibility by allowing operand address to be continuously modified by the program.

Interrupts — A machine operates under its own control but frequently it is desirable to have an external event cause the computer to shift its attention to another problem. This can be done in many ways:

- The computer program can include a section that causes it to look for possible external events each time it cycles This may consume a lot of memory, make the computer operate its program more slowly and may not permit the computer to respond quickly to the external event.
- Interrupt signals may be forced into the computer. This requires extensive programming to insure that, when the external event has been serviced, the computer can return to its prior location.
- The computer can have interrupt capability built into its hardware, thus allowing the computer to service the interrupt quickly, with a minimum expenditure of program and memory storage space

Push-down stack — Or "Push-down, pop-up" stack, LIFO (last-in, first-out) stack, etc. This is a useful feature for the "nesting" of interrupts and subroutines Nesting refers to the entry into a second (or third) interrupt service program or subroutine prior to completion of service or execution of the first. The stack stores the current program execution address (contents of PC) each time the computer is directed to a new ancillary task, thereby allowing the computer to return and clean-up unfinished work in reverse order The stack is also useful for storing partial results of computations (Subroutine: A set of instructions necessary to direct the computer to carry out a well-defined mathematical, logical or analytical operation, usually arranged so that control can be transferred to it from the main program

and so that, at the conclusion of the subroutine, control reverts to the main program.)

Microprogrammed control unit — In a computer with a microprogrammed control unit (MCU), three of the basic elements are nearly identical to our classic fixed-instruction computer; the significant difference is that the control unit has its own memory. This control memory contains the stored sequence of control functions that dictate the end-user architecture and the instruction repertoire of the microprogrammed computer. Thus, the instruction set can be modified or increased to adapt the microprocessor to system needs.

Instructions are machine directives and are the prime constituent of programs. They are fetched one-at-a-time by the control unit, which then carries out the operation(s) indicated in the instruction.

Instructions for most modern computers can be grouped into eight functional classes: load/store, arithmetic, logical, skip, shifts, transfer of control, register and I/O. A brief description and example of each class follows.

Load/store — This instruction class performs the function of exchanging data between main memory and temporary storage registers (accumulator, index, etc.). Load transfers contents of a selected memory location into a designated register. Store reverses the operation. Typical class members include load, load indirect, store and store indirect.

Arithmetic — Almost self-explanatory; these instructions perform an arithmetic operation upon two operands, one of which is in a register and the other in memory; the result usually replaces the operand in the register. Typical members include add, subtract, multiply and divide.

Logical — These perform a logical operation on two operands, one of which is in a register and the other in memory; the result usually replaces the operand in the register. Included are AND, OR, EXCLUSIVE-OR.



Fig. 8. This simple ALU contains an adder and an accumulator. The accumulator provides temporary storage. For example, here it can hold one operand while another is obtained from memory in order to perform addition.

Example: Logical OR

Operand 1:	0 1 1 0 1 0 1 1	(Register)
Operand 2:	0 0 1 1 0 0 1 0	(Memory)
Result.	0 1 1 1 1 0 1 1	(Register)

Skip — These are usually 2-phase instructions; that is, an arithmetic or logical operation is performed on one or two operands and the result is tested for a specific condition (e.g., positive). If the condition is met, the next sequential instruction in the program is skipped. Class members include: increment and skip if zero, decrement and skip if zero, skip if greater, and skip if not equal.

Example: Decrement and skip if zero

A specified memory location has 1 subtracted from it; if the result is equal to zero, the next instruction is skipped.

Example: Skip if not equal

The contents of the specified register are compared to the contents of a specified memory location; if the two contents are not exactly identical, the next instruction is skipped.

Shifts — The contents of a designated register are shifted one bit to the left or right. The bit position that is vacated can be filled with a zero (shift) or the bit that "fell off" the other end (rotate). Rotate is merely a circular shift.

Example: Shift left

Before	1	1	0	0	0	1	1	0	1	1
After	1	0	0	0	1	1	0	1	1	0 ← 0
	1									

Example: Rotate right

Before	0	1	0	0	0	0	1	1	0	1
After	1	0	1	0	0	0	0	1	1	0 → 1

Transfer of control — This class of instruction causes the Program Counter (PC) to jump to an instruction — specified point in the program; that is, control of the computer is transferred to a new program element. Such transfers can be conditioned (based upon some operation and/or test) or unconditional. Conditional transfer includes Branch if Accumulator Positive, Branch if Condition, and Branch if Register = 0. Unconditional transfers include Jump, Jump to Subroutine, and Return From Interrupt. An immense amount of programming power is found or lost here.

Register — Included here are instructions that per-



Fig 9. Combining Figures 5 through 8, the whole computer emerges. Memory is performed in various parts of this microprocessor. The memory register contains the address where information is to be read or stored, while the memory data register holds the data being exchanged with memory. The accumulator serves as a temporary storage unit.

form arithmetic or logical operations on the contents of two registers or after the content of a single register. Examples of two register instructions: Exchange Register and Stack, Register Add, Register Copy. Single Register instructions include Load Immediate, as well as Complement and Add Immediate. In an immediate instruction, the operand is inherently included.

Input/Output — An enormous variety of instructions are possible here, commoner instructions are those that transfer the content of a specific register to an output port (Register Out) or transfer the word appearing in an input port into a register (Register In).

There are as many instruction sets as there are computers, and it is quite difficult to say which are good and which are bad. The number of instructions is not a good indication of the power of a computer since each manufacturer counts differently. An instruction set that one manufacturer states has 43 instructions might be called 352, using another manufacturer's procedure (i.e., a register to register add might be counted as one instruction but in a machine with four registers it could be counted as sixteen).

One of the true measures of a machine is how many instructions it requires to execute a given "benchmark" program. It is important to note here that a computer with a microprogrammed control unit can be configured to execute any instruction, therefore the number of instructions required for a specific class of jobs can be minimized by tailoring the instruction set to the peculiar requirements of those jobs. Instruction efficiency is, in turn, related back to the architecture and word size of the individual computer.

The second part of this microprocessor primer covers such important topics as software, the advantages and disadvantages of microprocessors, and what to look for when choosing a microprocessor. Reprints of both Part 1 and Part 2 will be available next month. Check the February issue for further details.

Primer on Microprocessors

PART 2

Part 1 of this article described the basic elements of a microprocessor, told how a microprocessor functions and introduced the concept of instructions. It also concluded that microprocessors are computers in IC form, and that the terms "microprocessor" and "computer" can be used synonymously.

Taking this concept further, Part 2 deals with how to tell the microprocessor what to do. This, of course, can be implemented using hardware or software, but defining the solution is the most important and most difficult part.

Software is a term used to describe the programs that make a computer do a specific task. In fact, when used in the context of computers, the word software can be interchanged with the word program. In general, a program is a series of sequential steps that accomplish an objective. A list of directions to travel from Philadelphia to San Francisco is a program: Drive to Philadelphia airport, get parking ticket, park car, write parking section on back of ticket, take bus to terminal building, buy ticket at the United counter, check monitor to determine gate, go to gate, etc. If you followed such a list of instructions or program (and it was correct), you would end up in San Francisco. Note that the program asked you (the machine?) to pick up information in certain places and to act on it or to store information (writing down the parking section) to be retrieved and used later. Note also that the order of execution of each step is very important.

A computer is a device that can recognize and act on a predetermined set of instructions. Even though the specific set of instructions it can use is fixed by its design, a computer is general purpose because it can execute a list of these instructions (a program) to perform some functions, execute another list of instructions to perform some other function, and so on.

Since many applications for microcomputers can also accept a hardware solution, you should compare the design steps you would use for each. Since software is designed like hardware, it is interesting to note how similar the following steps are:

Software:

- Define the problem and what data, inputs, and outputs are available and/or required for its solution.
- Determine the best form of the solution.
- Outline the method of solution on a flow chart.
- Write the entire program, step by step, using the computer's instruction set. Assemble or compile the program (if necessary).
- Load the program into the computer memory and run it to test and debug.

Hardware:

- Define the program and what data, inputs and outputs are available and/or required for its solution.
- Determine the best form of the solution.
- Outline the method of solution on a flow chart. A static diagram can also be used.
- Draw up the detailed logic diagram using the available and compatible SSI, MSI and LSI functions.
- Make wire lists, etc.
- Wire circuit boards; operate to test and debug.

Defining the program is the most important and probably the most difficult part of either solution. Step 2 depends largely on what resources the designer has at his disposal. This is the point where a decision will be made to go hardware or software. Note that for some design problems the flow chart for hardware and software may look the same.

Writing the program, Step 4, determines the incremental cost of the system, since it defines the amount of memory required to store the program. Since the number of instructions required to perform a certain function may be different for each computer on which the function is programmed, the cost of performing a given function will depend on the instruction set of the computer used.

The speed at which a given function may be performed depends on the instruction set of the computer as well as the actual time it takes the machine to cycle through a given instruction. Because of this, a machine that is considered fast may take much longer to perform a given function than a machine that is considered slow. This paradox is part of the reason why "proper CPU selection is not easy." One almost has to write his program for several machines before making an accurate comparison of cost and performance. These tests are sometimes referred to as benchmark tests.

Software design is the analog of hardware logic design. The efficiency of the software design is measured primarily in the amount of memory used to store the software and the time required for execution of the program. Hardware design efficiency is measured in number of gates and functions used (packages × cost). It must be assumed that the efficient hardware design would perform the function as fast as required. There would be no advantage in greater speed, since a hardware based system would not lend itself to doing more functions in its spare time, while a software based system would.

Commanding the computer

We hear talk about software and programming — and most talk about programming in some language or another. This is because the way we command the machine is very much like the way we communicate by a written language. We have rules about how we start and end sentences and paragraphs and how we spell words. The way we communicate with a computer is through a programming language, which also has rules of spelling and punctuation, but these rules are much more strictly enforced. If you misspell a few words, your reader will probably understand you anyway. A computer language is not that forgiving and will not produce the desired result if its rules are broken.

There are a number of levels of programming languages, as shown in Fig. 1. The innermost level is that of the actual machine language. Each instruction is uniquely defined by binary code (pattern) of ones and zeros. The central processing unit (CPU) examines each instruction code and performs the exact sequence of events to produce the operation defined by that instruction. Assume a 0011000100000000 code tells the computer to add register (accumulator) zero to register



Fig. 1. In the hierarchy of programming, languages can be represented as a sphere. In the center is the machine code and each layer away from the center is closer to human language.



Fig. 2. Except for machine language itself, each user-written source program must be translated into a machine language object program before the computer can use it.

one and put the result in register one. When programming in machine language, the programmer must enter 0011 0001 0000 0000 to add register zero to register one. This can be awkward as well as quite slow; it isn't easy to remember all the codes. In spite of its disadvantages, the use of machine language is a perfectly reasonable way to program when the application is not too complex and the effort is on a low budget.

To make programming easier, assemblers have been developed, they are the next level on the software sphere. An assembler or assembler program is a computer program that accepts coded instructions or mnemonics that are more meaningful to use and translates them into a binary machine code the computer can execute. The mnemonics used for each instruction are much easier to remember, and they make a listing of the program much easier to read. The mnemonic for the register to register add mentioned above might be RADD 0, 1.

Keeping track of each instruction

The use of easy to remember and easy to work with symbolic codes in place of the ones and zeros of machine language is not the only improvement assemblers can provide. An assembler keeps track of the location of each instruction, which is important because it allows the programmer to use symbolic labels for important locations in the program. These labels allow references to be made to locations in a program without keeping track of the exact memory locations (which would change if instructions are inserted or deleted between the location and where it is referenced). This "bookkeeping" feature allows the assembler program to choose the best addressing modes (i.e., indirect, indexing, etc.) automatically if the instruction set has a variety of addressing modes.

In addition to allowing the use of mnemonics and labels, assemblers permit listings to include comments that help to document the programmer's work, macros that assign a mnemonic to groups of code, listings of labels and where they are found, and many other such refinements.

The outer layer of the software sphere is the area of the higher-level languages, which come the closest to natural or human languages. They are problem oriented and contain familiar words and expressions; however, they have very strictly defined structure and syntax. There are two types of higher level languages, compilers and interpreters. Both types are programs that take the higher-level language program the programmer writes and turn it into machine language the computer can use. The major difference between a compiler language and an interpretive language is how the language program converts to binary machine language. A compiler takes the whole program and converts (translates) it into binary machine language before it is ready to execute it, while an interpreter translates the program into executable binary machine code on a statement basis (and usually executes them at the time).

High level languages are often written for specific needs and special uses. Some that may be familiar are ALGOL and FORTRAN for scientific users, COBAL for large business systems, RPG for small business systems, BASIC and APL for time sharing, and PL-1 for large, general systems.

A higher level language (such as BASIC) might have a statement like the following:

LET ANS = A x B + C/D

This statement computes the value ANS by multiplying the previously defined values of A and B and adding the result to C divided by D. The same statement written for another computer, but in the same



Fig. 3. By various means, the source program can be entered into a computer where it is processed to prepare an object program (machine language) for the microprocessor. If the computer is the same microprocessor that will execute the program, this step is called resident assembly; if it is another computer, it's called cross-assembly.



Fig. 4. Flow charting is a convenient method for showing the steps required in a program. The common flow chart symbols are shown below with the example above. Note the use of notations within the symbols and the use of arrows. The branch at the decision symbol permits multiple transits through the program; this is called looping.

language, would look essentially the same because the details of the instruction set, addressing modes, register assignments, etc., are taken care of by the compiler (or interpreter). Therefore, the compiler (or interpreter) program becomes, for all practical purposes, your computer, and it isn't necessary for you to know or care about the detailed operation of the host computer.

Defining the program

At this point, source programs and object programs must be defined. A source program is a program written by the programmer in any of the languages discussed. The object program is the list of binary machine instructions (and addresses) that is ready to be loaded into the computer and be executed. The object program is generally produced from the source program by one of the types of computer programs, i.e., compiler, interpreter, or assembler. These relationships are illustrated in Fig. 2. Note that a machine language program requires no intermediate step.

It isn't necessary for the translation program to be run on the same type of computer that the object program is generated for. In fact, it is often not practical and sometimes, not even possible, because compilers are long programs and so take a lot of memory. Furthermore, some microcomputer instruction sets will not support a practical assembler. When the translation program is run on another machine, it is called a cross-assembler or cross-compiler (Fig. 3).

The main advantages of machine language programming are that it can be completed without the aid of another program, and it allows the programmer to keep track of and control every detail of the machine operation. Assembly language programming allows the programmer to retain complete control over the important details of the computer operation, but takes care of all the drudgery of the binary coding, address calculations, and the like.

Compilers have an advantage in that programs can be written without regard to which machine they will run on. The higher-level instruction example given above might take 30 to 50 machine language instructions; this shows how much work a higher level language might save a programmer. This relative simplicity allows a person to be trained as a programmer in a fairly short time. With compilers, the programmer does not concern himself with the inner workings of the computer or even the details of how the compiler generates code, e.g., to produce a multiply. These very advantages, however, can be cited as disadvantages. Take the case of a multiply: The multiply function can be written in many ways, one uses very few instructions (not much memory) but is very slow, another

MICROPROCESSOR CHECKLIST

COST CONSIDERATIONS

Normally chip cost is not the largest factor, but it could be in a simple system. The major cost is usually in the circuitry needed to support the microprocessor. The engineering cost to put your system together, however, can be greatly influenced by the amount of quality of support the chip supplier has available.

Support circuitry

- ☐ Clock circuitry and clock drivers — how many phases?
- ☐ Power supplies — common or special?
- ☐ Buffers — MOS to TTL input/output?
- ☐ How much control logic (i.e., address and data latches, etc.)?
- ☐ Memory — standard or special?
- ☐ Power of the instruction set (a good instruction set can reduce memory requirements by 40%)
- ☐ Support requirements (the larger these are, the more expensive the PCB or the greater the number of PCB's required).
- ☐ Ease of checkout (test vs purchased card).
- ☐ Processor card availability (small production and preproduction will use off-the-shelf cards).

Support from supplier

- ☐ Hardware support
  - prototyping system
  - mechanical hardware
  - processor cards
  - memory cards
  - interface cards and cables
- ☐ Software support
  - high level languages
  - assemblers
  - utility programs — debug and edit
  - loaders — absolute and relocatable
  - peripheral drivers (TTY, card reader, line printer, floppy disc, etc.)
  - special subroutines (BCD to binary and binary to BCD, floating point math package, etc.)

Literature

How well written the hardware and software manuals are determines how much time is spent in learning the system.

- ☐ Technical manuals
- ☐ Software manuals
- ☐ Application notes
- ☐ Special interfaces — D/A, A/D peripherals

Technical support

This can reduce the engineering time and cost required to get the new product designed and into production.

- ☐ Area system specialist
- ☐ Field application engineer
- ☐ Plant applications and engineering groups

PERFORMANCE

Speed

- ☐ Efficiency of the instruction set — how many instructions are needed to solve a particular problem (a math problem, a process control problem, data handling, etc.)?
- ☐ Execution time of each instruction
- ☐ Microprogrammability — can the instruction set be changed?

Interface

- ☐ Input/output flexibility and capability
  - How many peripherals can be handled?
  - How many commands to each peripheral?
  - How large is the subroutine to handle any of the peripherals?
  - How much logic is required?
- ☐ Interrupt flexibility and capability
  - Can vectored interrupts and/or polled interrupts be handled by the processor?
  - How many interrupts can be handled by the processor?
- ☐ Special control features
  - enable signals (single line control where fast response or ease of interface is important).
  - sense inputs (test a single input and respond accordingly)

uses a lot of instructions but is very fast. Which one should the compiler use?

The programmer has no control over these types of decisions and must accept all the constraints and compromises designed into the compiler. Other disadvantages of compilers include their often inefficient use of the machine instruction set in applications for which the compiler has not been specifically optimized, the problems involved in debugging the resultant object code on the actual machine, and the loss of control over things such as interrupts, register assignments and manipulations of individual bits (necessary in control applications). Compiler generated object programs generally take considerably more memory than the same program written in assembly language. Whether you consider this as an advantage or disadvantage depends on how many systems you will build and whether you are buying or selling the memory.

The following is a list of other software that is encountered while using microprocessors.

- **Simulators** — Software simulators are sometimes used to debug programs using another computer. They are especially useful if the actual computer is not available (or hasn't been built yet). If hardware is available, the use of a simulator is an unnecessary extra step, since the software must still be debugged on the hardware. The cost of the computer time to run the simulator effectively is often more than the cost of a prototyping system.
- **Debug programs** — Debug programs help the programmer to find errors in his programs while they are running on the computer, and allow him to replace or patch instructions into (or out of) his program.
- **Diagnostic programs** — These programs check the various hardware parts of a system for proper operation; CPU diagnostics check the CPU, memory diagnostics check the memory, and so forth.
- **Loaders** — The various applications (user written) programs must be placed in the proper locations of the system memory. The programs that do this job

are called loaders. Loader programs range from simple ones that load absolute binary object code with no error detection, to sophisticated loaders that load relocatable binary object code, resolve global (between program) symbolic label linkages, perform error detection, and execute various commands, including starting the program just loaded.

- **Editor** — As an aid in preparing source programs, certain on-line programs have been developed that manipulate text material. These programs, called editors, text editors or paper tape editors make life easier for those who have system time to write source programs on-line.
- **I/O handlers** — Input/output handlers, sometimes called device drivers, are subroutines that service specific peripheral devices such as teletypewriters and card readers. They help prevent "reinvention of the wheel" every time a programmer wants to use a standard peripheral.

What does software really cost? There are a number of "rules of thumb," each one as erroneous as the other. Let's face it — software is expensive.

- An extremely large mini-computer manufacturer charges its customers $50 per hour for custom software. This price is typical of the larger CPU manufacturers; however, small system houses with lower overhead charge about $35 per hour.
- When all the hours are tabulated for writing a program, including flowchart, instructions, checkout, rewriting, recheckout and documentation, a valid figure of 10 to 20 instructions per day can be expected. This is not a typographic error: 10 to 20 instructions per DAY.

Thus, at $35 per hour, software will cost $280 for an eight hour workday. Divide this sum by the minimum number of 10 instructions ($280/10), and software costs $28 per instruction; divide the sum by the maximum number of 20 instructions ($280/20), and it costs $14 per instruction. Even if the work is done in-house, you can still expect a minimum of $10 per instruction.

It is also necessary to consider machine language vs assembly vs high level language. Obviously, few people really write machine language programs (1's and 0's) of more than a few instructions and then only to test a particular function or hardware interface. You do write assembly level programs and also consider high level programs.

High level programs can be developed at one half to one tenth the cost of the assembly language program. But they are inefficient because they require more memory and run more slowly than assembly language programs. At the present time, the argument is academic because only one high level language is available for one manufacturer's microprocessor.

What is microprogramming?

Microprogramming has a number of different meanings. To some people microprogramming means the use of ROM for program storage instead of RAM. To others it means the combining of instruction codes such as can be done with a PDP-8. The preferred meaning refers to the programming of the control section of a computer. A macroinstruction is decoded by the control section of the computer; the control section then "pulls the proper strings" to do the operation specified by the instruction. With a microprogrammed controller, this string pulling is carried out by microinstructions. This is an alternative to the use of random logic to do the control section function. The greatest



Fig. 5. Microprocessors can perform a variety of functions in an automobile. Here the system senses any alternator failure and reports this to the driver.

WHERE CAN MICROPROCESSORS BE USED?

The potential uses of microprocessors are virtually limitless. A few comments on their functions in major areas cover only a small part of what they can accomplish

• Commercial building control systems perform the following functions: building automation (temperature control, lights turned on and off, etc.), building fire protection (when a fire is detected, the air flow contains the fire), building security (the system monitors windows, doors, etc.). In the past, this type of control system was implemented with hardwired processors or simple to-complex logic systems. The current trend is to replace these hardwired processors with one or more microprocessors. Home control systems are very simple (thermostats), but will be a major user when very-low-cost microprocessors become available.

• Industrial control systems include process control and test instruments. Process control systems perform water treatment, waste treatment, metals processing/mining, ceramics, petroleum, petro chemical refining and power plant regulation. These are now done by a hardwired controller or minicomputer, with future trends leaning in the direction of microcomputers. A general rule of thumb is that hardwired controllers and minicomputers work to only 15% to 25% of capacity in a process control environment, therefore, microcomputers can replace most hardwired controllers and minicomputers, even though the microcomputer may be slower.

• The primary use for information system computers is in the area of electronic data processing (EDP). Some traditional tasks of EDP computers are payroll, inventory control, management information and general accounting. Microcomputers are beginning to replace the traditional low end EDP computers, but are not expected to compete with the medium or large EDP computers.

• Another area opening up to microcomputers in EDP is the replacement of hardwired logic in such devices as card readers, mag tapes, CRT's, front-end processors for telecommunications, plus time-sharing and point-of-sale terminals (intelligent cash registers). These new areas will be high volume users of microcomputers.

Emerging applications

There are several positions now being usurped by the "computer on a chip" concept that were previously the domain of other techniques. Airline ticketing functions are a prime example of the functional switchover from a man oriented system to a computer-oriented one. As an example of computer replacement of personnel, look at your friendly neighborhood bookie; state run off-track-betting machines, run by microprocessors communicating with larger machines, will probably run him out of business.

The changeover from analog to digital computers is becoming apparent in many process control applications where the condition of one stage of process effects a previous one. Until recently, digital methods have not been cost competitive with linear computational devices despite the labor overhead required to keep the analog computer on line. A primary consideration is the drift free operation of the microprocessor.

Evidence of the transition from the use of large computers to microcomputers can be seen in machine card control applications, where once one computer controlled several machine tools, dedication of each tool to a single microprocessor reduces line stoppages when there is a computer failure. Quite frequently the changeover from a large to a small computer can mean the life or death of an idea. A case in point is that of the satellite navigation system originally employed for spacecraft tracking, ships and sophisticated military vessels. The original systems used a full blown computer, requiring large amounts of space and power aboard ship. Now, thanks to microprocessors, the entire system, including receivers, is packaged in a box smaller than an orange crate. It delivers accuracies within 40 yards of the large system and is so inexpensive that not only will all seagoing naval vessels carry it, but a majority of the merchant fleets of the world are expected to use it as well.

• The game of Pong in every bar or motel lobby is only the first step in the use of microprocessors in toys and games. Pong's imitators and successors are on their way. There'll be more than one son of Pong. The more sophisticated son will remain in the motel lobbies and bars; the cheaper, slower, dumber son will invade the home in the form of one man chess and electronic bridge. Grandson of Pong will be the delight of battery manufacturers everywhere, eminently trip-overable and what every child wants because of super-saturation advertising on Saturday morning TV.

• Sometime in the next few years, you are going to yell at your television set and it will answer you back. With the advent of cable TV will come home high speed communication channels controlled by microprocessors. Time shared computer access, citywide town meetings in which instantaneous citizen response is available, and maybe even the ability to boo the visiting team, will be channeled through the cable TV set. High speed data channels exist now that will proliferate even more. Smart terminals, such as teaching machines, library researching units, and off-track betting machines, will perform portions of the job and refer tougher parts to central mainframes.

• A major automotive application will be the on-board car and truck computer. The computer will monitor and control such things as spark advance, carburetor gas flow, transmission shift, etc. It will also provide driver warnings of such things as alternator failure and what to do about it (Fig. 6). It may even drive the car for you. The car controller, however, will become a one chip custom device used in very high volumes, so this may be considered custom LSI rather than a microprocessor.

• Automated gas stations are being tried using minicomputers, but a microprocessor will do this, too (Fig. 7).

• Microprocessors will end up in electric typewriters as controllers for self-justifying and executive spacing and as data communicators to CPU devices for such functions as editing, typesetting and translation.

• Specialized calculators, too low in volume potential for specialized chips, will appear. Private boating and aviation navigation aids are examples, along with hand carried mortar trajectory calculators for the Army and Marine Corps.

• Microprocessors will control machines involved in mail sorting, inventory pulling and stocking, and palletization of freight. Irrigating systems will sense crop needs for water and fertilizer, delivering the required amounts to whole fields or specific areas, depending on the microclimate.

• Very low cost processors will encourage the use of "throw-aways" in such areas as weather data collection, oceanographic monitoring, and weapons.

• Automatic controllers for traffic lights, tools, stoves, drafting machines, looms, photography processing, paint mixers, asphalt makers, grape crushers, banana peelers, packaging machines, power switching, railroads, piano tuners, anti-skid braking systems, no-slip four wheel drive, fast food businesses, automated radio stations.

advantage of a microprogrammed controller is that the microinstruction set can be altered by changing the microprogram instead of rewiring a bunch of logic. (This procedure is much more difficult to execute on an LSI chip.)

Why use a microprocessor?

The main advantages of using a microprocessor approach to system design are:

- **Short design cycles** — The use of microprocessors allows rapid design once a basic set of boards and I/O interfaces have been developed. Because of the standardized nature of the logic, many aspects of the design can proceed in parallel. Logic design for special I/O and programming can proceed together once basic ground rules have been set.

  And the ease with which the product can be modified allows earlier entry to the marketplace and faster resolution of any shortcomings.
- **Lower cost** — The use of fewer components can result in large cost savings for moderate-sized systems. The use of the same circuit boards for a variety of applications results in economies of scale.
- **Flexibility of the end product** — Allows redefinition of product without costly redesign. A wide variety of changes are possible by reprogramming.

For example, the company planning a product prepares a business specification, followed by a hardware spec based on what is practical and what is salable.

If the hard-wired system approach is chosen, the entire system must be designed logically. When complete or nearly complete, power requirements can be totaled and power supplies ordered.

The design must be breadboarded, which may point out logical design errors or may even force rewriting the equipment specification. Then the system is tested; if it doesn't meet specifications, partial or complete redesign is required. Next, the board layout is done, which may require two or three iterations, or even rebreadboarding. Finally, the mechanical design and system are tested. There is no guarantee of passing system test and more redesign may be required.

If, after the business specification is written, the equipment specifications include a microprocessor, the events change. First, the logic design of the interfaces is made. In parallel, after some basic design decisions are made, the software effort can begin and the interfaces breadboarded. Since the interfaces are usually fairly simple, the number of errors are reduced and rework is held to a minimum. The board is then laid out and, like the breadboard, the opportunity for errors is reduced because the hardware is reduced.



Fig. 6. In this automated gas station, one microprocessor can handle four islands of three pumps each. The customer presents his credit card, which is checked with the remote data base for validity, theft and in some cases, allotment. If anything is wrong, an alarm sounds; if not, the customer selects a pump and pumps the gas, the microprocessor calculates the bill and the printer presents a receipt.



Fig 7. This diagram shows how a microprocessor could be used in thimble production, illustrating a common measurement situation applicable in many other areas.

The program is tested, revised and retested. Finally, the mechanical design and systems test is performed. Any failure to meet specifications can probably be corrected by changes to the program. At this point the programmable system is ready to go to the field. Less time and less cost have been expended than in the hard-wired system, but even so, all the advantages have not been exploited.

When either system, hard-wired or programmable, is sold, the customer may ask for modifications or may even wish to connect in his 1903 widget. With the hard-wired system, the modification can be made if there are a couple of unused pins on the board, and if an extra board is required, there is room in the card cage. But with the programmable microprocessor version, a new interface board can be assembled and the program modified to effect the desired change quickly and at a fraction of the cost of modifying the hard-wired system.

Small quantities of systems are not economical because of the cost of developing software. However, when the quantity passes five or six or as the unit price passes $10,000, a microprocessor should be considered. But what size (number of bits) and which manufacturer's processor should be used are key questions that must be taken into consideration.

Choosing the right microprocessor

The choice of which processor size to use must realistically start with what performance is needed and how much reserve you want for future growth (i.e., modifications, options, greater performance, etc.) If the choice is based on bit size and the support is equal, then the choice is much easier. Once you know what the system must do and how much time it has to do it, you can better determine if you need a 4 bit, 8 bit or 16 bit system. There is no easy way to classify one application as an 8 bit problem, and another as a 16 bit problem. Some typical matches include:

4 bit systems

- Man/machine interface (BCD)
  - Accounting systems
  - Terminals (simple)
  - Instrumentation
  - Calculators
  - Store and forward
- Non BCD type
  - Games
  - Replace random logic designs

8 bit systems

- Traffic controllers
- Point-of-sale terminals
- Control systems
- Process control systems
- Smart terminals

16 bit systems

- Smart terminals
- Multiple intersection controllers
- Numerical control
- Process control
- Front end processor.

All the products mentioned in this article are being built right now — they are not pipe dreams. Arthur C. Clarke is probably the most successful prognosticator of the future in our time. In his book, *Profiles of the Future*, he says, "It is impossible to predict the future; all attempts to do so in any detail appear ludicrous within a very few years . . . One can only prepare for the unpredictable by trying to keep an open and unprejudiced mind." So it is with the computer on a chip and with the applications its existence will spawn. ⊛

COSMAC Dictionary

Access Time: Time between the instant that an address is sent to a memory and the instant that data returns. Since the access time to different locations (addresses) of the memory may be different, the access time specified in a memory device is the path which takes the longest time.

Accumulator: Register and related circuitry which holds one operand for arithmetic and logical operations.

Additional Hardware: Microprocessor chips differ in number of additional IC's required to implement a functioning computer. Generally, timing, I/O control, buffering, and interrupt control require external components.

Address: A number used by the CPU to specify a location in memory.

Addressing Modes: See Memory Addressing Modes

ALU: Arithmetic-Logic Unit. That part of a CPU which executes adds, subtracts, shifts, AND's, OR's, etc.

Architecture: Organizational structure of a computing system, mainly referring to the CPU or microprocessor.

Assembler: Software that converts an assembly-language program into machine language. The assembler assigns locations in storage to successive instructions and replaces symbolic addresses by machine language equivalents. If the assembler runs on a computer other than that for which it creates the machine language, it is a **Cross-Assembler.**

Assembly Language: An English-like programming language which saves the programmer the trouble of remembering the bit patterns in each instruction, also relieves him of the necessity to keep track of locations of data and instructions in his program.

The assembler operates on a "one-for-one" basis in that each phrase of the language translates directly into a specific machine-language word, as contrasted with **High Level Language.**

Assembly Listing: A printed listing made by the assembler to document an assembly. It shows, line for line, how the assembler interpreted the assembly language program.

Asynchronous Operation: Circuit operation without reliance upon a common timing source. Each circuit operation is terminated (and next operation initiated) by a return signal from the destination denoting completion of an operation. (Contrast with **Synchronous Operation**).

Baud: A communications measure of serial data transmission rate; loosely, bits per second but includes character-framing START and STOP bits.

Benchmark Program: A sample program used to evaluate and compare computers. In general, two computers will not use the same number of instructions, memory words, or cycles to solve the same problem.

Bit. An abbreviation of "binary digit". (Single characters in a binary number.)

Bootstrap (Bootstrap Loader): Technique or device for loading first instructions (usually only a few words) of a routine into memory; then using these instructions to bring in the rest of the routine.

The bootstrap loader is usually entered manually or by pressing a special console key. COSMAC does not need one. See **Load Facility.**

Branch: See **Jump.**

Branch Instruction: A decision-making instruction which, on appropriate condition, forces a new address into the program counter. The conditions may be zero result, overflow on add, an external flag raised, etc. One of two alternate program segments in the memory are chosen, depending on the results obtained.

Breakpoint: A location specified by the user at which program execution (real or simulated) is to terminate. Used to aid in locating program errors.

Bus: A group of wires which allow memory, CPU, and I/O devices to exchange words.

Byte: A sequence of n bits operated upon as a unit is called an n-bit byte. The most frequent byte size is 8 bits.

Call Routine: See **Subroutine**

Clock: A device that sends out timing pulses to synchronize the actions of the computer.

Compiler: Software to convert a program in a high-level language such as FORTAN into an assembly language or machine language program.

Cross Assembler: A symbolic language translator that runs on one type of computer to produce machine code for another type of computer. See **Assembler.**

CPU (Central Processing Unit) That part of a computer system that controls the interpretation and execution of instructions. In general, the CPU contains the following elements:

Arithmetic-Logic Unit (ALU)
Timing and Control
Accumulator
Scratch-pad memory
Program counter and address stack

Printed in USA/6-75

Instruction register and decode
Parallel data and I/O bus
Memory and I/O control

Cycle Stealing: A memory cycle stolen from the normal CPU operation for a DMA operation. See DMA.

Cycle Time: Time interval at which any set of operations is repeated regularly in the same sequence.

D Register: The accumulator in the COSMAC microprocessor.

Data Pointer: A register holding the memory address of the data (operand) to be used by an instruction. Thus the register "points" to the memory location of the data.

Data Register: Any register which holds data. In the COSMAC microprocessor, any one of the 16 x 16 scratch-pad registers can be used to hold two bytes of data.

Debug. To eliminate programming mistakes, including omissions, from a program.

Debug Programs: Debug programs help the programmer to find errors in his programs while they are running on the computer, and allow him to replace or patch instructions into (or out of) his program.

Designator. The three 4-bit registers P, X, and N in the COSMAC microprocessor are called designators. P and X are used to designate which one of the sixteen 16-bit scratch-pad registers is used as the current program counter and the data pointer, respectively.

N can designate one of the scratch-pad registers; an I/O device or command; a new value in P or X; and a further definition of an instruction.

Diagnostic programs: These programs check the various hardware parts of a system for proper operation; CPU diagnostics check the CPU, memory diagnostics check the memory, and so forth.

Direct Addressing: The address of an instruction or operand is completely specified in an instruction without reference to a base register or index register.

DMA: Direct Memory Access. A mechanism which allows an input/output device to take control of the CPU for one or more memory cycles, in order to write to or read from memory. The order of executing the program steps (instructions) remains unchanged.

Editor: As an aid in preparing source programs, certain programs have been developed that manipulate text material. These programs, called editors, text editors, or paper tape editors make it possible to compose assembly language programs on-line, or on a stand-alone system.

Execute: The process of interpreting an instruction and performing the indicated operation(s).

Fetch: A process of addressing the memory and reading into the CPU the information word, or byte, stored at the addressed location. Most often, fetch refers to the reading out of an instruction from the memory.

Firmware: Software which is implemented in ROM's

Fixed-instruction Computer (Stored-Instruction Computer) The instruction set of a computer is fixed by the manufacturer. The users will design application programs using this instruction set (in contrast to the **Micro-programmable Computer** for which the users must design their own instruction set and thus customize the computer for their needs.)

Fixed Memory: See ROM

Flag Lines: Inputs to a microprocessor controlled by I/O devices and tested by branch instructions

Fortran: A high-level programming language generally for scientific use, expressed in algebraic notation. Short for "Formula Translator".

Guard: A mechanism to terminate program execution (real or simulated) upon access to data at a specified memory location. Used in debugging.

Hardware: Physical equipment forming a computer system.

Hexadecimal: Number system using 0, 1, . . . A, B, C, D, E, F to represent all the possible values of a 4-bit digit. The decimal equivalent is 0 to 15. Two hexadecimal digits can be used to specify a byte

High-Level Language: Programming language which generates machine codes from problem- or function-oriented statements. FORTRAN, COBOL, and BASIC are three commonly used high-level languages. A single functional statement may translate into a series of instructions or subroutines in machine language, in contrast to a low-level (assembly) language in which statements translate on a one-for-one basis.

Immediate Addressing: The method of addressing an instruction in which the operand is located in the instruction itself or in the memory location immediately following the instruction.

Immediate Data: Data which immediately follows an instruction in memory, and is used as an operand by that instruction.

Indexed Addressing: An addressing mode, in which the the address part of an instruction is modified by the contents in an auxiliary (index) register during the execution of that instruction.

Index Register: A register which contains a quantity which may be used to modify memory address.

Indirect Addressing: A means of addressing in which the address of the operand is specified by an auxiliary register or memory location specified by the instruction rather than by bits in the instruction itself

Input-Output (I/O): General term for the equipment used to communicate with a computer CPU, or the data involved in that communication.

Instruction: A set of bits that defines a computer operation, and is a basic command understood by the CPU. It may

move data, do arithmetic and logic functions, control I/O devices, or make decisions as to which instruction to execute next.

Instruction Cycle: The process of fetching an instruction from memory and executing it.

Instruction Length: The number of words needed to store an instruction. It is one word in most computers, but some will use multiple words to form one instruction. Multiple-word instructions have different instruction execution times depending on the length of the instruction.

Instruction Repertoire: See Instruction Set

Instruction Set: The set of general-purpose instructions available with a given computer. In general, different machines have different instruction sets.

The number of instructions only partially indicates the quality of an instruction set. Some instructions may only be slightly different from one another; others rarely may be used. Instruction sets should be compared using benchmark programs typical of the application, to determine execution times, and memory requirements.

Instruction Time: The time required to fetch an instruction from memory and then execute it.

Interpreter: A program which fetches and executes "instructions" (pseudo instructions) written in a higher level language. The higher-level language program is a pseudo program. Contrast with Compilier.

Interrupt Request: A signal to the computer that temporarily suspends the normal sequence of a routine and transfers control to a special routine. Operation can be resumed from this point later. Ability to handle interrupts is very useful in communication applications where it allows the microprocessor to service many channels.

Interrupt Mask (Interrupt Enable): A mechanism which allows the program to specify whether or not interrupt requests will be accepted.

Interrupt Service Routine: A routine (program) to properly store away to the stack the present status of the machine in order to respond to an interrupt request; perform the "real work" required by the interrupt; restore the saved status of the machine; and then resume the operation of the interrupted program.

I/O Control Electronics (I/O Controller): The control electronics required to interface an I/O device to a computer CPU.

The powerfulness and usefulness of a CPU is very closely associated with the range of I/O devices which can be connected to it. One can not usually simply plug them into the CPU. The I/O Control Electronics will do the "matchmaking". The complexity and cost of the Control Electronics are very much determined by both the hardware and software I/O architecture of the CPU.

I/O Interface: See I/O Control Electronics

I/O Port: A connection to a CPU which is configured (or programmed) to provide a data path between the CPU and the external devices, such as keyboard, display, reader, etc. An I/O port of a microprocessor may be an input port or an output port, or it may be bidirectional.

Jump: A departure from the normal one-step incrementing of the program counter. By forcing a new value (address) into the program counter the next instruction can be fetched from an arbitray location (either further ahead or back).

For example, a program jump can be used to go from the main program to a subroutine, from a subroutine back to the main program, or from the end of a short routine back to the beginning of the same routine to form a loop. See also the Branch Instruction. If you reached this point from Branch, you have executed a Jump. Now Return.

Linkage: See Subroutine

Load Facility: A hardware facility to allow program loading using DMA. It makes bootstrap unnecessary.

Loader: A program to read a program from an input device into RAM. May be part of a pacakge of utility programs.

Loop: A self-contained series of instructions in which the last instruction can cause repetition of the series until a terminal condition is reached. Branch instructions are used to test the conditions in the loop to determine if the loop should be continued or terminated.

Low-Level Language: See Assembly Language

Machine: A term for a computer (of historical origin).

Machine Code: See Machine Language

Machine Cycle: The basic CPU cycle. In one machine cycle an address may be sent to memory and one word (data or instruction) read or written, or, in one machine cycle a fetched instruction can be executed. One machine cycle in the COSMAC microprocessor consists of eight clock pulses.

Machine Language: The numeric form of specifying instructions, ready for loading into memory and execution by the machine. This is the lowest-level language in which to write programs. The value of every bit in every instruction in the program must be specified (e.g., by giving a string of binary, octal, or hexadecimal digits for the contents of each word in memory).

Machine State: See State Code

Macro (Macroinstruction): A symbolic source language statement which is expanded by the assembler into one or more machine language instructions, relieving the programmer of having to write out frequently occuring instruction sequences.

Manufacturer's Support: It includes application information, software assistance, components for prototyping, availability of hardware in all configurations from chips to

systems, and fast response to requests for engineering assistance.

Memory: That part of a computer which holds data and instructions. Each instructions or datum is assigned a unique address which is used by the CPU when fetching or storing the information.

Memory Address Register: The CPU register which holds the address of the memory location being accessed.

Memory Addressing Modes: The method of specifying the memory location of an operand. Common addressing modes are — direct, immediate, relative, indexed, and indirect. These modes are important factors in program efficiency.

Microcomputer: A computer whose CPU is a microprocessor. A microcomputer is an entire system with microprocessor, memory, and input-output controllers.

Microkit: A COSMAC-based prototyping kit. See **Prototyping Kit**.

Microprocessor. Frequently called "a computer on a chip". The microprocessor is, in reality, a set of one, or a few, LSI circuits capable of performing the essential functions of a computer CPU.

Microprogrammable Computer: A computer in which the internal CPU control signal sequence for performing instructions are generated from a ROM. By changing the ROM contents, the instruction set can be changed. This contrasts with a Fixed-Instruction Computer in which the instruction set can not be readily changed.

Mnemonics: Symbolic names or abbreviations for instructions, registers, memory locations, etc. A technique for improving the efficiency of the human memory.

Multiple Processing: Configuring two or more processors in a single system, operating out of a common memory. This arrangement permits execution of as many programs as there are processors.

Nesting: Subroutines which are called by subroutines are said to be nested. The nesting level is the number of times nesting can be repeated.

Nibble: A sequence of 4 bits operated upon as a unit. Also see Byte.

Object Program: Program which is the output of an automatic coding system, such as the assembler. Often the object program is a machine-language program ready for execution.

On-Line System: A system of I/O devices in which the operation of such devices is under the control of the CPU, and in which information reflecting current activity is introduced into the data processing or controlling system as soon as it occurs.

Op Code (Operation Code). A code that represents specific operations of an instruction.

Operating System: System software controlling the overall operation of a multi-purpose computer system, including such tasks as memory allocation, input and output distribution, interrupt processing, and job scheduling

Page: A natural grouping of memory locations by higher-order address bits. In an 8-bit microprocessor, $2^8 = 256$ consecutive bytes often may constitute a page. Then words on the same page only differ in the lower-order 8 address bits.

PLA (Programmable Logic Array): A PLA is an array of logic elements which can be programmed to perform a specific logic function. In this sense, the array of logic elements can be as simple as a gate or as complex as a ROM. The array can be programmed (normally mask programmable) so that a given input combination produces a known output function

Pointer: Registers in the CPU which contain memory addresses. See Program Counter and Data Pointer

Program: A collection of instructions properly ordered to perform some particular task

Program Counter: A CPU register which specifies the address of the next instruction to be fetched and executed. Normally it is incremented automatically each time an instruction is fetched.

PROM (Programmable Read-Only Memory): An integrated-circuit memory array that is manufactured with a pattern of either all logical zeros or ones and has a specific pattern written into it by the user by a special hardware programmer. Some PROMs, called EAROMs, Electrically Alterable Read-Only Memory, can be erased and reprogrammed

Prototyping Kit: A hardware system used to breadboard a microprocessor-based product Contains CPU, memory, basic I/O, power supply, switches and lamps, provisions for custom I/O controllers, memory expansion, and often, a utility program in fixed memory (ROM)

Pseudo Instruction: See **Interpreter**

Pseudo Program: See **Interpreter**

RAM (Random Access Memory) Any type of memory which has both read and write capability. It is randomly accessible in the sense that the time required to read from or to write into the memory, is independent of the location of the memory where data was most recently read from or written into In contrast, in a Serial Access Memory, this time is variable

Register: A fast-access circuit used to store bits or words in a CPU. Registers play a key role in CPU operations In most applications, the efficiency of programs is related to the number of registers.

Relative Addressing: The address of the data referred to is the address given in the instruction plus some other number. The "other number" can be the address of the instruction, the address of the first location of the current memory page, or a number stored in a register. Relative addressing permits the machine to relocate a program or a block of data by changing only one number.

Return Routine: See **Subroutine**

ROM. Read-Only Memory (Fixed Memory) is any type of memory which cannot be readily rewritten; ROM requires a masking operation during production to permanently record program or data patterns in it. The information is stored on a permanent basis and used repetitively. Such storage is useful for programs or tables of data that remain fixed and is usually randomly accessible.

Routine: Usually refers to a sub-program, i.e., the task performed by the routine is less complex. A program may include routines. See **Program**.

Scratch-Pad Memory: RAM or registers which are used to store temporary intermediate results (data), or memory addressed (pointers).

Serial Memory (Serial Access Memory). Any type of memory in which the time required to read from or write into the memory is dependent on the location in the memory. This type of memory has to wait while nondesired memory locations are accessed. Examples are paper tape, disc, magnetic tape, CCD, etc. In a Random Access Memory, access time is constant.

Simulators: Software simulators are sometimes used in the debug process to simulate the execution of machine-language programs using another computer (often a timesharing system). These simulators are especially useful if the actual computer is not available. They may facilitate the debugging by providing access to internal registers of the CPU which are not brought out to external pins in the hardware.

Snapshots: Capture of the entire state of a machine (real or simulated) -- memory contents, registers, flags, etc.

Software: Computer programs. Often used to denote general-purpose programs provided by the manufacturer, such as assembler, editor, compiler, etc.

Source Program: Computer program written in a language designed for ease of expression of a class of problems or procedures, by humans: symbolic or algebraic.

Stack: A sequence of registers and/or memory locations used in LIFO fashion (last-in-first-out). A **stack pointer** specifies the last-in entry (or where the next-in entry will go).

Stack Pointer: The counter, or register, used to address a stack in the memory. See **Stack**.

Stand-Alone System: A microcomputer software development system which runs on a microcomputer without connection to another computer or a timesharing system. This system includes an assembler, editor, and debugging aids. It may include some of the features of a prototyping kit.

State Code: A coded indication of what state the CPU is -- responding to an interrupt, servicing a DMA request, executing an I/O instruction, etc.

Subroutine: A subprogram (group of instructions) reached from more than one place in a main program. The process of passing control from the main program to a subroutine is a **subroutine call**, and the mechanism is a **subroutine linkage**. Often data or data addresses are made available by the main program to the subroutine. The process of returning control from subroutine to main program is **subroutine return**. The linkage automatically returns control to the original position in the main program or to another subroutine. See **Nesting**.

Subroutine Linkage: See **Subroutine**

Support: See **Manufacturer's Support**

Synchronous Operation: Use of a common timing source (clock) to time circuit or data transfer operations. (Contrast with **Asynchronous** operation)

Syntax: Formal structure. The rules governing sentence structure in a language, or statement structure in a language such as assembly language or Fortran.

Terminal: An Input-Output device at which data leaves or enters a computer system, e.g., teletype terminal, CRT terminal, etc.

Test and Branch: See **Branch Instruction**

Unbundling. Pricing certain types of software and services separately from the hardware.

Utility Program: A program providing basic conveniences, such as capability for loading and saving programs, for observing and changing values in a computer, and for initiating program execution. The utility program eliminates the need for "re-inventing the wheel" every time a designer wants to perform a common function.

Word: The basic group of bits which is manipulated (read in, stored, added, read out, etc.) by the computer in a single step. Two types of word are used in every computer: Data Words and Instruction Words. Data words contain the information to be manipulated. Instruction words cause the computer to execute a particular operation.

Word Length: The number of bits in the computer word. The longer the word length, the greater the precision (number of significant digits). In general, the longer the word length, the richer the instruction set and the more varied the addressing modes.

LARGE-CAPACITY SEMICONDUCTOR MEMORY
(*INVITED PAPER*)

BY

D. A. HODGES

Reprinted from the PROCEEDINGS OF THE IEEE
VOL. 56, NO. 7, JULY, 1968
pp. 1148-1162

Large-Capacity Semiconductor Memory

DAVID A. HODGES, MEMBER, IEEE

Invited Paper

Abstract—Integrated-circuit memories using bipolar transistor technology are compared with memories based on various forms of the insulated-gate field-effect transistor (IGFET). A combination of *p*-channel IGFET memory cells with bipolar transistor access circuits appears to offer a desirable combination of characteristics. Memory organization, chip design, packaging, and interconnection alternatives are considered. Beam-lead sealed-junction technology has significant advantages over other packaging and interconnection technologies in the realization of semiconductor memory.

Some of the problems expected in the design of a million-bit computer memory are examined, with attention to power dissipation, interconnections, reliability, maintainability, and cost. Finally, the potential characteristics of a million-bit semiconductor memory based on today's technology are compared with the characteristics of ferrite core, planar film, and cylindrical film magnetic memories. The conclusion drawn from this exploratory study is that semiconductor memory has attractive potential for both small- and large-capacity memory applications.

I. Introduction and Definitions

SEMICONDUCTOR integrated-circuit memories are already adding significant new capabilities to digital systems [1]. Widespread application of semiconductor memory is expected as costs decline. The outstanding performance characteristics of semiconductor memory are related to the electrical and physical compatibility of high-speed integrated-circuit logic and memory elements. Combinations of device, circuit, and system characteristics not readily realizable with other memory technologies are practical and economic. High-speed operation with nondestructive read-out (NDRO) is obtained at no extra cost. The economic modular nature of semiconductor memory offers attractive properties, both for large memories in conventionally organized systems and for small memories in intimate combination with logic and peripheral circuitry.

The rapid development of integrated-circuit technology has already made semiconductor memory an economic alternative to magnetic memory for storage capacities up to at least 1000 bits. In this capacity range, the cost of magnetic memory is relatively high because the expense of high-current drivers and sensitive detectors must be shared among a small number of bits. (Drivers and detectors for semiconductor memory are much simpler.) When low-cost batch-processing techniques are applied to the work of interconnecting and packaging integrated-circuit memory components, the cost per bit for semiconductor memory may fall below the corresponding cost of magnetic memory throughout the capacity range. The low-cost potential is evident when one considers that 5000 to 50 000 good memory cells can be obtained from a single silicon slice. Provided that sufficient reliability is attainable, it appears that million-bit semiconductor memories will become a practical reality.

Terminology varies in this new area of technology. Semiconductor memory also has been called integrated-circuit memory, active memory, transistor memory, and flip-flop memory. These designations all refer to digital memories which employ a bistable electronic circuit to store each bit. Digital memories are ordinarily organized as W words, each of B bits, with total storage capacity of $W \times B$ bits. The following discussion centers on random-access memory, that is, memory for which the access time to each word is identical, regardless of the sequence in which words are accessed. By way of contrast, shift registers and magnetic disks are serially accessed. Data is available only in the same time sequence as it was originally stored.

Emphasis will be placed on read-write memory, for which data may be read out or written in at high speed. However, much of the discussion is applicable to read-only semiconductor memory. This type of memory typically is not electrically alterable, the writing of new data usually requires physical replacement of the storage medium.

Semiconductor memory is of considerable interest now because it seems likely that digital memory will be the first significant application of large-scale integration [2], [3]. Random-access memory requires large numbers of identical devices or components connected in a regular pattern. Therefore, interconnection and packaging problems are more easily solved for memory than for arithmetic and control logic circuitry. For these reasons, memory is an obvious vehicle for proving (or disproving) the feasibility of various technological approaches to large-scale integration.

In the following pages, Section II summarizes the published literature on semiconductor integrated-circuit memory. Section III presents a comparative analysis of the electrical characteristics of memory based on various semiconductor device technologies and employing different forms of organization. Section IV examines matters related to interconnection, packaging, and reliability of a memory module. A proposed design for a million-bit semiconductor memory is presented in Section V. A comparison between magnetic and semiconductor memories is presented in Section VI, along with projections of the possible characteristics of semiconductor memory in the future.

Manuscript received April 17, 1968

This invited paper is one of a series planned on topics of general interest.—The Editor

The author is with Bell Telephone Laboratories, Inc., Murray Hill, N. J.



Fig. 1. Random-access memory system block diagram

II. Reported Work on Semiconductor Memory

Both bipolar transistor and insulated-gate field-effect transistor (IGFET) integrated-circuit technologies have been applied for realization of semiconductor memory. Tunnel diode memories are of limited interest because integrated-circuit realizations are impractical; economic considerations rule out semiconductor memories employing a discrete component to store each bit.

The memory system organization to be discussed here is shown in elementary form in Fig. 1. An array of bistable memory cells is connected so that any one of W B-bit words may be independently addressed. The selection is determined by a binary coded address. The B bits of each word are connected to one or two common word lines. One bit for each of the W words is connected to one or two digit lines. Digit driver and detector circuits are used to write into and read out from the selected word. The time for a complete select-read-write operation is called the *full-cycle time*. Data and address registers, and timing circuits, are not shown and will not be discussed.

It is possible to design a semiconductor memory so that no interfacing digit circuits are used between the array and the logic-level input and output data. However, when memories larger than a few words' capacity are considered, the advantages of such an arrangement are more than offset by the requirements for additional components in and access lines to each memory cell. Because memory cells are used in far greater numbers than selection and digit circuits, it generally pays to aim for minimum complexity of the memory cell.

Most of the semiconductor memories now in use employ bipolar transistor cells and access circuits. The first full description of a bipolar transistor memory is due to Perkins and Schmidt [4]. The memory they described used a three-transistor basic cell; storage capacity was 256 words, each of 72 bits. Read cycle time was 150 ns. Carefully planned but conventional packaging techniques were used with a minimum of compromises. A modified version of this memory system is now on the market, priced near a dollar per bit.

A memory of 64 words, 21 bits per word, based on a *p-n-p-n* integrated-circuit array, was described by Shively [5]. A read cycle time of 100 ns was demonstrated. It appears that close control must be maintained in device processing to obtain uniform turn-off times for the *p-n-p-n* devices.

A rather complex six-transistor cell is the basis for a semiconductor memory of storage capacity which may be specified in the range of 16 to 256 words, 32 bits per word. This design, reported by Potter, Mendelson, and Sirkin, is used at a reading speed of 60 ns in a recent time-sharing computer system [1]. The complexity of the basic cell is an obstacle to larger-capacity applications of this design.

An extremely simple and compact two-transistor cell is the storage element in a 64-word, 16-bit memory with a 100-ns full-cycle time described by Iwersen, Wuorinen, Murphy, and D'Stefan [6]. This memory was assembled of uncased chips, mounted and interconnected by beam-lead technology [7]. This approach has the key advantage that the packaging, leads, and interconnections may be formed by economical automated methods [8], [9]. All of the above memories use between 8 and 36 memory cells per monolithic chip; a chip is rejected if all cells do not function properly.

An alternative approach is being used to fabricate much larger arrays of cells on a single piece of silicon. A large-capacity memory operating on a 400-ns cycle has been described by Canning, Dunn, and Jeansonne [10], [11]. Defective cells on the slice of silicon are avoided through use of discretionary wiring [12]. The comparative economics of this approach are still open to question [3], [13].

A parallel-searched associative memory of 8 words by 9 bits, assembled by automatic techniques in a hybrid form, is shown by Bidwell and Pricer [14]. A read or interrogate cycle requires 20 ns. The physical volume and power dissipation of the individual cell would create a problem in large-capacity realizations.

A read-write cycle time of 17 ns is obtained with a complex current-mode cell in a 64-word, 8-bit memory described by Catt, Garth, and Murray [15]. Power consumption and cost are likely to be barriers to large-capacity applications of this design.

Although the first published work on IGFET memory predates the earliest reports on bipolar memory, the former has been slower in reaching the application stage. One rea-

son for the delay is that IGFET device technology is not as far advanced as bipolar technology. Early IGFETs were not sufficiently stable and reproducible for satisfactory application. However, there is considerable evidence that these problems have been overcome.

The design of a 64-bit memory chip, employing *p*-channel IGFETs, was described by Schmidt in early 1965 [16]. At that time he reported a problem of low chip yields. This design used IGFETs in the driver and detector circuits; therefore cycle times of the order of one microsecond were expected.

Much higher-speed operation can be obtained through use of bipolar transistors in drivers and detectors, as first described by Igarashi, Kurosawa, and Yaita [17]. These authors show an associative memory cell, for which memory contents are addressed with partial knowledge of data sought. Further results, including a report of associative operation in small arrays at a 100-ns cycle time, are presented in a second paper [18].

The operation of single-conductivity-type 128-word IGFET memories, using bipolar transistor access circuits at cycle times in the 100-ns range, has been discussed by Pleshko and Terman [19] and by Hodges [20]. A very low-power *p*-channel IGFET memory for airborne applications was recently reported by Brewer, Nissim, and Podraza [21]. Storage capacity is 30*K* bits ($K = 1024$), the largest reported to date for any semiconductor memory. An important innovation in this 1-μs memory design is the use of pulsed-supply operation to reduce total operating power to 3.5 watts. Pasqualini has discussed optimum organization of IGFET memory in the context of the limitations imposed by conventional packaging techniques [22].

An alternative form of IGFET memory uses complementary devices in a cell design which results in virtually zero power dissipation in the standby state. Memory cycle times in the 100–200-ns range appear feasible. This approach has been reported by Burns, Gibson, Harel, Hu, and Powlus [23], by Lowell, Mitsutomi, and White [24], and by Allison, Burns, and Heiman [25]. A drawback in this case is that, to date, complementary IGFET processing has resulted in lower chip yields than has been obtained with the simpler single-conductivity-type IGFET processing.

III. Comparative Analysis of Semiconductor Memories

Published descriptions of semiconductor memories report a wide range of characteristics for various realizations. Cycle time, storage capacity, power consumption, physical size, and cost are parameters of first-order importance. In this section an attempt is made to place these characteristics on a comparable basis for several device technologies and for alternative forms of memory organization. The objective is to determine the optimum means to realization of a large-capacity memory.

Comments and data presented here are based on published information (as referenced in Section II), on first-hand experimental results for developmental 1000-bit bipolar transistor and 2000-bit IGFET memories, and on analysis and simulation. Because experience to date with semiconductor memory is limited, conclusions presented here may require future revision. However, every attempt has been made to be realistic, and attentive to worst-case considerations, in all estimates and extrapolations.



Fig. 2. Bipolar transistor memory cell. (a) Schematic. (b) Photograph of an integrated-circuit realization of a single-emitter version of the cell [6].

A. Device Technology

1) IGFET Versus Bipolar Transistor Memory Cells: Here we compare memory arrays based on bipolar transistor and IGFET technology in regard to potential performance and cost. The comparative comments are more or less independent of the details of cell circuitry, however, the cells shown in Figs. 2 and 3 are used as the basis for discussion. In each case a balanced digit line pair is used for high-speed operation, good noise immunity, and good tolerance of variations in device parameters.

The factors determining semiconductor memory cycle time conveniently may be broken down into two components. *Array delays* are the capacitive charging and recovery times of the word and digit lines, plus any recovery time required by individual memory cells after read or write operations. The word and digit lines are ordinarily short enough in relation to signal rise times so that transmission-line analysis is not necessary. First-order estimates





Fig. 3. IGFET memory cell. (a) Schematic. (b) Photograph of an integrated-circuit realization of the cell, designed by H. J. Boll of Bell Telephone Laboratories, Inc.

of the select, read, and write array delays are found using the following expression:

$$\tau = \frac{Cv}{i}. \tag{1}$$

where

C = total word or digit line capacitance
v = change in voltage for select, read, or write
i = minimum drive current, averaged over charging time
τ = select, read, or write array delay.

Circuit delays are the propagation delays in the address decoder, word drivers, and digit circuits. The circuit delays are estimated by allowing 5 ns for each logic or gain stage. Such a figure is representative for economical saturating bipolar transistor circuitry. Consideration here is limited to memories employing bipolar transistor word and digit circuits because the use of IGFET circuitry for these functions would increase memory cycle time by a factor of five or more.

TABLE I
IGFET VERSUS BIPOLAR TRANSISTOR MEMORY (128 WORDS, 32 BITS)

	p-Channel IGFET, bipolar access	All *n-p-n*, bipolar
Cell area (5 μm tolerances), mm²	0.016	0.020
Supply voltage, V	6	2
Capacitances (128W × 32B), pF		
Digit line	24	64
Word line	20	32
Read-out current, mA	0.1	0.5
Word select voltage swing, V	5.0	2.0
Digit write voltage swing, V	5.0	1.0
Array delays, ns		
Select (10 mA)	10	4
Read (10 mV)	10	5
Write (20 mA)	30	5
Total delay time	50	14
Circuit delays, ns		
Decoder	15	15
Word select	10	15
Detector	15	15
Digit driver	15	15
Full cycle time	105	74
Power dissipation, W		
Full-speed operation	1.0	5.0
Memory cells only—standby	0.16	4.1

For both IGFET arrays and bipolar transistor arrays, array delays as given by (1) are determined by line capacitances, cell read-out current, and the voltage and current swings used for word selection and digit writing. To these delays must be added the internal switching and recovery times for an individual cell. Table I compares the relevant parameters for the cells shown in Figs. 2 and 3. The comparison is based on a module capacity of 128 words because the bipolar array employing standard device technology is limited to approximately this size by the digit line leakage current (typically 1 microampere per cell) originating in inverse transistor action of the unselected cells. Digit line length may be increased through use of Schottky-barrier diode antisaturation clamps to reduce inverse transistor action [26]. The module capacity of IGFET memory can be expanded to 1024 words or more, with some increase in cycle time.

Assuming a constant dc supply voltage, the read-out current from the bipolar transistor cell of Fig. 2 is approximately the same as the standby current. For a large memory, thermal considerations require that standby power dissipation per bit be limited to the order of 1 mW or (preferably) less.[1] This indicates a 0.5-mA maximum standby/read-out current for the bipolar cell. A limit on read-out current of 0.5 mA is significant because the array delay for read-out is proportional to the ratio of digit line capacitance to read-out current. Were it not for this limit on read-out current, the read-out array delay for the bipolar array would be even smaller in relation to that for the IGFET array than is indicated in Table I.

[1] Large load resistances are required for standby power significantly below 1 mW. These are not easily obtained with standard bipolar transistor technology.

At a standby current of 0.5 milliampere per bipolar cell, ohmic drops in diffused crossunders are appreciable in comparison to the voltage margins of the bipolar cell. Monolithic chips carrying large numbers of bipolar transistor cells (i.e., 32 or more) will require either some form of two-layer metalization or considerable chip area expended in circuitous routing of single-layer metalization. It appears practical to use 128-bit monolithic IGFET chips with single-layer metalization, because standby current is typically one or two orders of magnitude smaller than for bipolar cells and because voltage margins are larger for the IGFET cell. Note that the read-out current for the IGFET cell is about ten times larger than the standby current. This is an important advantage for large memory applications.

Early p-channel enhancement mode IGFETs had threshold voltages in the range -3 to -6 volts and required 10- to 30-volt power sources. Recently reported developments in process technology have yielded stable, uniform p-channel IGFETs with -1-volt thresholds [27]. This important advance means that IGFET memory cells can now operate from 4- to 6-volt supplies. High-speed word select and digit write are obtained with word and digit voltage swings equal to the supply voltage. Though these swings are larger than those required with bipolar memory arrays, they are easily within the capability of low-cost monolithic integrated driving circuits. Drive currents of the order of 10 mA result in rapid switching on the relatively low-capacitance word and digit lines in the IGFET array.

We now turn to a consideration of cost-determining factors. When the cells shown in Fig. 2 (double-emitter version) and Fig. 3 are laid out with equal minimum mask clearance tolerances, the bipolar transistor memory cell occupies about 20 percent more slice area than the IGFET cell. The difference is primarily due to the requirement for isolation of adjacent bipolar cells on a monolithic chip. IGFETs have the advantage of being inherently self-isolating.

Bipolar transistor slice process costs are likely to be higher than process costs for IGFETs, because bipolar transistors require more masking and diffusion steps. If two-layer metalization is required, this will entail a further increase in cost. Another factor is yield: the simpler processing for IGFETs should result in higher yields of good chips. Thus costs related to cell area, fabrication processing, and chip yield all appear to be lower for IGFET technology.

Reliability is a crucial factor in the comparison of IGFET and bipolar transistor technology. As shown in Section IV, a chip failure rate of the order of 0.001 percent per 1000 hours is required for a one-year mean time to failure of a million-bit semiconductor memory. Failure rates in this range have been demonstrated for bipolar transistor integrated circuits, but not yet for IGFETs. It is possible that reliability problems will reduce the attractiveness of IGFET technology for application in large-capacity semiconductor memory.

2) P-Channel Versus n-Channel IGFET Memory Cells. The choice between p-channel and n-channel IGFET technology is made on the basis of a comparison of speed/power performance. In either case, a low-magnitude threshold voltage V_t is desirable from a speed/power standpoint. However, threshold voltages significantly below 1 volt for enhancement mode devices are undesirable for reasons related to noise margins and device stability.

TABLE II

p-CHANNEL VERSUS n-CHANNEL IGFET MEMORY

	p-Channel	n-Channel
Device threshold voltage, V	-1.0	$+1.0$
Supply voltage, V	6.0	6.0
Carrier mobility, $cm^2/V \cdot s$	150	380
Substrate doping, cm^{-3}	10^{15}	2×10^{16}
Device geometry (W/L)		
Switch	10	10
Load	0.3	0.3
Gate	3.5	1.5
Standby current, μA	7	17
Read-out current, μA	100	70
Standby power, μW	40	100
Noise margin, V	1.2	0.6
Capacitances ($128W \times 32B$), pF		
Digit line	24	42
Word line	20	35

Table II shows calculated comparative characteristics for arrays of p-channel and n-channel memory cells. In each cell, the relative geometries of the devices are chosen to minimize cell area while maintaining good noise margins and while obtaining good potential for high-speed operation. Numerical simulation studies were used to optimize relative device geometries. The factors for which there is an important difference between the p-channel and n-channel arrays are the substrate doping required for 1-volt thresholds and the carrier mobility in the channel. The required substrate doping is greater for n-channel devices as a result of the net positive charge ordinarily found in the gate oxide of silicon IGFETs of either conductivity type.

The greater substrate doping required for n-channel devices substantially increases the effect of source-substrate bias on threshold voltage [28]. Simulation studies show that as a result, the cell geometry required for adequate margins yields a smaller ratio of read-out current to standby current for the n-channel cell. Furthermore, the heavier substrate doping increases the capacitance on the word and digit lines, limiting high-speed performance. On the basis of this evidence, p-channel technology is preferable for application to silicon single-conductivity-type IGFET memory cell arrays.

3) Complementary IGFET Memory Cells. Complementary IGFET memory offers the attractive characteristic of near-zero standby power [23]–[25]. The drawbacks of this approach relative to p-channel memory are increased silicon area (some form of active device isolation is needed) and increased fabrication complexity. Furthermore, the circuit complexity and slice area requirements for complementary IGFET memory cells shown in the literature are considerably greater than for the p-channel cell shown in Fig. 3. Finally, present silicon-on-sapphire complementary IGFET device technology yields devices with leakage currents (hence power consumption) in the same range as is attainable with p-channel circuitry [25].

The high-speed performance of complementary IGFET memory is limited by the same factors as for *p*-channel memory. Array delays are fundamentally related to capacitances and limiting currents of the devices used in the memory cell. Because capacitances and transconductances are similar, array delays for complementary IGFET arrays are approximately the same as for *p*-channel IGFET arrays. Silicon-on-sapphire technology, which reduces capacitances for complementary IGFET circuitry, will do the same, more economically, for *p*-channel circuitry. (Data presented in Table VI show that small differences in switching and recovery times of the individual unit cell are not crucial because these times are only a small fraction of the overall cycle time of a large semiconductor memory.)

In any case, high-speed performance depends critically on the delays in address decode, word select, and digit circuits. IGFET circuitry for these functions, complementary or *p*-channel, is fundamentally slower than bipolar transistor circuitry because of the limited gain-bandwidth product of IGFETs. A store combining complementary IGFET memory cells with bipolar transistor word select and digit circuits operates at about the same minimum cycle time as a store of the same capacity using *p*-channel memory cells [29]. The potential reduction in operating power consumption is limited because bipolar transistor word and digit circuits for high-speed operation consume as much as or more power than the *p*-channel memory cells they serve. (See Tables I and V.) However, the standby power for the complementary array would be much smaller. Even in large arrays, heat removal from *p*-channel IGFET memories should pose no practical problem.

In summary, complementary IGFET memory with complementary IGFET word and digit circuits is attractive only for applications in which both speed and economy can be sacrificed for the sake of near-zero power consumption.

B. Memory Organization

The problems of logical organization of a semiconductor memory are closely related to the interconnection problem. In general, there is a tradeoff between interconnection count and device count. The key question is how much address decoding should take place on the chips carrying the memory cells. One extreme approach physically separates all decoding circuitry from the memory chips, resulting in a minimum device count at the expense of a large number of interconnections. The other extreme approach brings a binary-coded address onto each memory chip. This reduces the number of interconnections but requires extensive duplication of decoding circuitry. As a compromise, a partially decoded signal may be brought onto the chip for final decoding.

One example of a design employing decoding on the memory chip uses 170 IGFETs for decoding on a 128-bit chip, thereby limiting the chip lead count to 21 [22]. In contrast, a 128-bit chip with no decoders requires at least 34 leads. Economic interconnection and packaging of chips with large numbers of leads requires some form of automated lead formation and chip assembly. Flip-chip [30], solder-reflow [31], [32], and beam-lead sealed-junction [7]–[9] technologies offer possible solutions to interconnection and packaging problems. These matters are further discussed in Section IV.

C. Word and Digit Circuits

One significant advantage of semiconductor memory relative to magnetic memory is the better electrical compatibility between semiconductor memory storage elements and integrated logic circuitry. With magnetic storage elements, difficult problems stem from the fact that selection and writing signal energy is six to seven orders of magnitude greater than the read-out signal energy. Furthermore, the dimensions and topology of high-speed core and film memories are such that distributed inductive and capacitive effects are significant in memory operation. Sophisticated, expensive circuits are required to cope with the resulting power driving and noise problems.

The energy difference between read-out and write signals in a semiconductor memory array is typically three to five orders of magnitude. Although the individual semiconductor memory cell may operate with the ratio of read-out energy to write energy close to unity, in an array large amounts of energy are expended in driving many cells in parallel on both read-out and write.

The total length of a word or digit line in a single array is unlikely to exceed 10 cm. For an IGFET memory array, the *RC* time constant of the series line resistance and shunt capacitance can be limited to a small fraction of the rise time on word and digit lines. Inductive effects are negligible. Therefore only lumped capacitive effects need be considered in dynamic analysis of the memory array. For these reasons, design and realization of word and digit circuits for semiconductor memory are drastically simplified in relation to the corresponding situation for magnetic memories.

Examples of word and digit circuitry for IGFET memory are shown in Figs. 4 and 5. Similar circuits have been used with a small experimental *p*-channel IGFET memory cell array operating at a 135-ns select-read-write cycle time. The circuit complexity is typical for either bipolar transistor or IGFET memories.

In the word selection circuitry, the binary address is decoded in two diode matrices into a one-out-of-*X*, one-out-of-*Y* code. Final decoding and word line driving is carried out with a simple tree-type NAND gate as shown in Fig. 4. Minimum word line drive current is specified at 10 mA, allowing use of small-area integrated transistors. Word line recovery does not limit memory performance because the word line recovers to the threshold of the gate device of the IGFET cell in less than 20 ns. Recovery can take place concurrently with selection of a new word because the square-law current-limiting IGFET characteristics eliminate the possibility of interactions between cells on the digit line. This fact has been confirmed experimentally.

A gated flip-flop is the basic element in the digit detector shown in Fig. 5. This circuit has the useful characteristic that once the flip-flop is set, its input diodes are back biased.



Fig 4 Typical word select circuitry for IGFET memory



Fig 5 Typical digit circuitry for IGFET memory (a) Digit detector (b) Digit driver.

Thus a write operation, or a new word select operation, may begin as soon as the flip-flop is set. The length of the data output pulse is determined by the detector gate pulse width, and may be 30 ns or more. Extensive studies show that an integrated-circuit version of this detector can have a 10 mV sensitivity with no special precautions. Digit drivers use push-pull emitter followers, average driver current is limited to 20 mA to conserve device area. Gold-doped saturating circuitry is used, yielding estimated average propagation delays of 5 ns per gate or per gain stage. More complex nonsaturating circuitry might be used to reduce memory cycle time somewhat.

Table IV shows the estimated silicon slice area required for integrated-circuit realization of the circuits shown here. These estimates are based on actual layouts for similar or identical circuits. They can serve as a basis for calculation of an expected range of memory costs.

D Larger-Capacity Memory Modules

The storage capacity of a memory module may be expanded by increasing the number of words and/or the number of bits per word that share a single set of select, drive, and detect circuits. The data of Table I may be used to estimate the cycle time for larger (or smaller) modules. The array delays increase linearly with extension of the length of the respective lines. Decoder circuit delays increase less than linearly with the number of words. Word select, digit driver, and digit detector delays should be approximately independent of array size. Table III shows estimated performance of larger-capacity IGFET memory modules.

Margin considerations place an upper limit on the digit line length for any form of semiconductor memory. As mentioned earlier, the digit line length for the bipolar cell of Fig 2 is limited to about 128 words unless special techniques are used to minimize inverse transistor action. Digit line length for IGFET memory is limited only by speed considerations and by the total leakage current of the p-n junctions tied to the digit lines. This leakage current must be small in relation to the typical read-out current of 0.1 mA. A maximum leakage current of 10 nA per cell would permit at least 1024 cells on a line.

There is an optimal word length, D_0, for a memory module of a specified total storage capacity of N bits. Power dissipation, array delays, or cost may be minimized by proper choice of word length. If X is the parameter to be minimized, optimum word length is determined as follows

$$X = f_w(W) + f_d(D), \quad N = W \times D \tag{2}$$

$$\frac{dX}{dD} = 0, \tag{3}$$

where f_w is the component associated with word dimension and f_d is the component associated with word length. As an approximation, power dissipation, cost, and array delays are linear functions of word and digit dimensions of the array. If the constants of proportionality for a chosen parameter are X_w and X_d for the word and digit dimensions, respectively, then the optimum word length is found to be

$$D_0 = \sqrt{N \frac{X_w}{X_d}}. \tag{4}$$

TABLE III

CAPACITY VERSUS CYCLE TIME FOR IGFET MEMORY WITH BIPOLAR TRANSISTOR ACCESS CIRCUITS

	Word capacity (32-bit words) 128	256	512	1024
Array delays, ns				
Word select	10	10	10	10
Read	10	15	20	30
Write	30	36	48	72
Circuit delays, ns				
Decoder	15	15	20	20
Word select	10	10	10	10
Detector	15	15	15	15
Digit driver	15	15	15	15
Full cycle time, ns	105	116	138	172
Read cycle time, ns	59	65	75	85
Write cycle time, ns	80	86	103	127
Assumptions used above				
Memory cell (worst case)				
Word line swing	5 V			
Read-out signal	0.1 mA			
Write signal	5 V			
Word and digit circuits (worst case)				
Word select current	10 mA			
Detector sensitivity	10 mV			
Digit drive current	20 mA			

TABLE IV

SILICON SLICE AREA REQUIRED FOR IGFET MEMORY AND ASSOCIATED WORD AND DIGIT CIRCUITS

Word select circuit (see Fig. 4), 1-of-16 code			
17 transistors, 18 resistors			
Diode decoder, 1-of-16 code			
144 diodes, 16 resistors		1.8	mm²
Digit detector and driver (Fig. 5)			
Detector: 10 transistors, 14 resistors	0.31		
Driver: 6 transistors, 7 resistors	0.17		
Wasted area in layout	0.12		
	0.60		
Two detector-drivers per chip		1.2	mm²
Memory cells (IGFET) (Fig. 3)			
Each cell: 0.016 mm²			
128 cells per chip		2.1	mm²
Assumptions used above			
Minimum line widths, mask alignment tolerances		5	μm
Area required per transistor		0.013	mm²
Area required per resistor		0.013	mm²
Chip border areas must be added to above figures to obtain overall chip area; typical border width is 0.125 mm at each chip edge			

The design of a large-capacity semiconductor memory begins with determination of the maximum module capacity that can be used within the limits imposed by system requirements and assembly considerations. If system requirements allow flexibility in word length, this parameter should be adjusted to minimize array delays, cost, or power dissipation. Ordinarily, a number of the resulting modules will be used to achieve the total required storage capacity.

IV. INTERCONNECTION, PACKAGING, AND RELIABILITY

The realization of reliable, high-speed, economic semiconductor memory depends critically on several interrelated problems of interconnection and packaging. For convenience in discussion, the overall problem may be broken down into three main areas: cell design, chip design, and module design. This division is in fact artificial; the three areas *must* be considered simultaneously or iteratively if a balanced design is to be achieved.

A. Memory Cell Design

The cost per bit of a semiconductor memory of any capacity is strongly affected by the silicon slice area used for an integrated-circuit realization. Cell area depends on device technology, circuit configuration, number of lines to each cell, and minimum photolithographic mask clearances allowed for reasonable yield in fabrication. The cells shown in Figs. 2 and 3 are typical of cells designed for simple interconnection and small area. These cells occupy 0.02 mm² and 0.016 mm², respectively, when laid out with 5-μm minimum mask alignment tolerances, line widths, and contact windows.

The cells as shown are designed for fixed-pattern single-layer metallization. Larger interconnection areas may be required if additional layers of metallization and/or discretionary wiring [12] are to be used for interconnection.

B. Memory Chip Design

Present experience shows that a typical 6-cm² silicon slice which is free of large-area defects has between 10 and 1000 small-area defects [13], [29], [33]. Each of these small flaws results in an unusable device. When it is desired to build a memory or other system requiring a total of several square centimeters of perfect silicon area, some method must be found to interconnect only the good integrated-circuit components. Two quite different methods for interconnecting the good components have been widely discussed. These may be termed the *perfect chip* and the *discretionary wiring* techniques.

The first approach avoids bad components by separating the slice into 50 to 1000 individual chips. Each chip may carry up to 100 or more gates, memory cells, or other circuits. The perfect (100-percent functional) chips are assembled on a pretested substrate which has been metallized with the desired standard interconnection pattern. Automatic chip handling and assembly methods are required to meet cost and reliability objectives. Chip size should be chosen to minimize overall cost [13].

The application of the discretionary wiring technique requires that a silicon slice be designed so that the first layer of metallization results in 1000 to 20 000 individually testable gates, memory cells, or other circuits. The results of a probe test of each circuit are used as the data input to a computer program which generates a unique pattern for one or more additional layers of metallization. Thus only good circuits are interconnected to form the desired component assembly. The following subsections present a more detailed discussion of the perfect chip and discretionary wiring techniques. The objective is to determine which technique is most appropriate for realization of large-capacity semiconductor memory.

1) Perfect Chip Design: It is well-known that the proper

choice of integrated-circuit chip size will minimize total cost per circuit function for any given set of slice and chip processing, packaging, and interconnection characteristics [33]-[35]. As chip size is reduced below optimum, cost per circuit function rises because chip border waste, test costs, and interconnection costs all increase. On the other hand, if chip size is increased above the optimum point, overall cost rises because the yield of good chips decreases rapidly. Recent studies show that the minimum cost point for beam-lead integrated circuits with present technology is reached with chip active area (excluding border area) in the range of 2 mm^2 [13]. Similar calculations carried out in the case of conventional packaging, for which the costs of interconnection and encapsulation are considerably higher, show that the optimum chip active area is of the order of 3 mm^2 [33]. Total cost per circuit function is higher for conventionally packaged components than for beam-lead components.

The foregoing discussion gives no consideration to the detailed problems of chip interconnection. In particular, it may not be possible economically to accommodate the number of off-chip connections required by an optimum-size chip. This problem can become acute for conventionally packaged chips with wire-bonded interconnections. One limitation is the maximum number of package pins available. Conventional packages with more pins are not a desirable solution due to the high cost and limited reliability of wire-bonded interconnections, and because the parasitic reactances and physical volume of multipin packages can put a limit on high-speed system performance.

The alternative approach, in which large chips are designed with high priority on minimum pin counts, is costly for large systems because considerable duplication of circuitry is required. This point is illustrated by the example mentioned in Section III-B.

The foregoing considerations lead to a list of desirable characteristics for a perfect chip integrated-circuit technology. Interconnections and encapsulation should be made by automated or batch-processed techniques to obtain low cost, high reliability, and physical compactness. Maximum chip pin count should be greater than the 14 to 22 pins allowed for standard packaging.

Beam-lead sealed-junction integrated-circuit technology meets these requirements. Beam leads are formed at low cost as a part of the slice processing sequence. Developmental devices have used center-to-center lead spacing of 0.1 mm or less, allowing roughly 36 leads on a 1-mm^2 chip. The chips are encapsulated by an overcoating of silicon nitride. Tested chips are bonded by semiautomatic techniques, at a low cost independent of lead count [9]. The bonding operation is greatly facilitated by the fact that only a single alignment operation per chip is required.

Several hundred chips might be bonded to a single pretested gold-metallized ceramic substrate to obtain a complete functional unit. Any chips damaged during or after the bonding operation may be replaced. The gold-to-gold bonds and silicon nitride encapsulation give very high reliability in high-temperature accelerated aging tests [8].

Further advantages of the beam-lead approach stem from the fact that chips made with different technologies (e.g., bipolar transistor and IGFET) may be mixed on a single substrate. Note also that the density at which chips are attached to the substrate may be adjusted in the light of thermal and/or interconnection considerations. Finally, the use of moderate-sized chips without severe pin count limitations often allows the crossover problem to be transferred from the chip to the ceramic substrate. Metallic crossovers may be formed and tested on the substrate before the semiconductor chips are attached. Partitioning the chip size, interconnection, and crossover problem in this way should lead to good yields of assembled functional units.

2) Full-Slice Discretionary Wiring: The discretionary wiring technique is a means by which good components on a silicon slice may be interconnected without physically separating them from the bad components. Low cost and high reliability are expected because all processing operations are carried out at the full-slice level. Handling and bonding of individual components is eliminated. The number of off-slice connections is reasonable because the slice is designed as a complete functional unit.

Several drawbacks to discretionary wiring can be enumerated. The full slice is useless if there are any defects in the insulation or metallization used for discretionary wiring. It is questionable whether the required degree of perfection over a full slice can be attained economically. (As a general practice, it seems undesirable to have critical processing steps following slice testing.) A study reported elsewhere [13] shows that even if 100-percent yield is economically achieved in second-layer metallization, discretionary wiring has only a marginal cost advantage over the beam-lead perfect chip approach described above.

Power dissipation is another problem accompanying the utilization of full-slice functional components; convection cooling may not be adequate. Often it may be inconvenient to use integrated circuits in systems at the same high density at which they are most economically fabricated. A recent report shows the 1-ns delays for interconnected logic circuits can be realized at a gate density of about 50 cm^{-2} [37]. This indicates that high-speed operation of digital circuits does not require the use of gates at the 1000-cm^{-2} density typical on a slice.

Finally, the full-slice approach to functional component design in practice requires that a single component technology be used throughout. As discussed in Section III, a mixture of device technologies appears to offer cost and performance advantages for semiconductor memory.

C. Module Design

A semiconductor memory module is here considered to comprise an array of memory cells, together with a complete set of digit driver and detector circuits, address decoder and word drive circuits. Registers and timing circuits may be included if desired, these will not be discussed here.

The storage capacity for a module of IGFET memory with bipolar transistor digit and word circuits can be in the range of 1K (or less) to 64K bits ($K = 1024$). Ideally, a com-



Fig. 6 1024-bit bipolar transistor memory array with decoding and word selection circuits, assembled on a 2-by-3-cm oxidized silicon substrate [6]

TABLE V
1024-WORD MEMORY MODULE—ESTIMATED CHARACTERISTICS

Memory cell array.
- 1024 words, 32 bits per word (32K bits)
- 256 IGFET memory cell chips, each 16 words, 8 bits
- Total active silicon area of 256 chips = 540 mm^2
- Standby power for 32K bits = 32K × 40 μW = 1.4 watts

Word select circuits.
- Select one of 1024-word lines using a 1-of-32, 1-of-32-code from decoders
- 64 chips, each driving 16-word lines
- Total active silicon area of 64 chips = 32 mm^2
- Operating power = 0.04 watt

Diode decoders.
- Provide a 1-of-32, 1-of-32 output code from a 10-bit two-rail binary input address
- 4 chips, each using a 1-of-16 code
- Total active silicon area of 4 chips = 7.2 mm^2
- Operating power = 0.72 watt

Digit detector and drivers:
- Provide interface between 32-bit logic level data input and output and the memory cell array
- 16 chips, each with two detectors, two drivers
- Total active silicon area of 16 chips = 20 mm^2
- Operating power = 1.0 watt

Overall characteristics.
- 340 integrated circuit chips, approx. 6 cm^2 total Si area
- Substrate, alumina, 12 by 8 cm, Ti-Au metallization
- Total power = 3.2 watts, power density = 0.032 W/cm^2
- Lead count: 32 bits data in, 32 bits data out, 10 × 2 bits address in, 6 power and timing lines = 90 leads total
- Interconnection, 90 leads on 1.25-mm centers on one 12-cm edge
- Estimated mean time to failure = 3 × 10^5 hours (34 years), based on 0.001 percent per 1000 hours interconnected chip failure rate

plete functional module should be assembled on a single substrate of area of 10 cm^2 to 100 cm^2. Alumina is a suitable substrate material because of its good surface and thermal properties. Small-area substrates may be made from oxidized silicon. As an example, Fig. 6 shows an experimental 1024-bit bipolar transistor memory employing beam-lead integrated-circuit chips assembled on an oxidized silicon substrate of approximately 6 cm^2 in area [6].

Preliminary studies indicate that memory modules with storage capacity up to 64K bits might be assembled on a single alumina substrate of 100 cm^2 in area. Memory which is both physically and operationally modular should have significant advantages relating to the reliability and maintainability of a large-capacity memory. This point is further discussed in Section V.

As an example, the potential physical and electrical characteristics of a 1024-word, 32-bit-per-word semiconductor memory module are outlined in Table V. Expansion to a 64-bit word would double capacity with but a small increase in cycle time. However, it would be difficult to accommodate 128 data leads (in addition to roughly 26 address, timing, and power leads) on one edge of a substrate of reasonable dimensions. A total of about 340 beam-lead sealed-junction chips could be assembled on a 12-by-8-cm substrate to obtain a capacity of 1024 words, 32 bits per word. The approximately 90 connections needed for the complete module may be brought out on one 12-cm edge on 1.25-mm centers.

The delay and cycle time estimates are based both on extrapolation from experimental measurements on smaller memories, and on direct calculations. Power dissipation, at 3.2 watts, is low enough to allow convection cooling with a temperature rise of roughly 25°C above ambient.

Most of the technology required for realization of semiconductor memory on the scale described here appears to be close at hand. However, the necessary capabilities remain to be demonstrated in several areas. First, the design described in Table V does not require integrated-circuit chips with two-layer metallization. Rather, high-quality crossovers on the alumina substrates may be required. Methods for batch fabrication of air-isolated metallic crossovers have recently been described and appear to be appropriate to this application [38]. Economical means for fabricating 100-cm^2 alumina substrates, with metallization on 0.1-mm centers and with crossovers, have not been conclusively demonstrated.

Testing methods for complex substrates before chips are attached are likely to be difficult to implement. (Testing of fully assembled memory modules has been carried out successfully with standard memory exercisers.) Quality control in silicon slice processing must be improved somewhat before the 128-bit IGFET memory chip reaches the minimum cost point. If these problems cannot be satisfactorily resolved, the 32K-bit module as described here may not be feasible. However, it seems likely that semiconductor memory modules of at least 4K-bit capacity, employing

chips with batch-processed leads and encapsulation, will soon be a reality.

D. Reliability

The reliability and aging characteristics of semiconductor memory are yet to be demonstrated. Of course, the maximum useful size of a semiconductor memory is limited by the attainable reliability. Significant reliability tests have not been possible to date, because large memories have not been built and because early realizations of semiconductor memory have not been constructed with emphasis on high reliability.

The first beam-lead sealed-junction IGFETs have only recently been made so available reliability data on these devices is very limited. It is well known that IGFETs are especially sensitive to surface contamination. Bipolar transistors made with beam-lead sealed-junction technology have undergone considerable high-temperature power aging [8]. Measurements of low-current common-emitter current gain following such aging indicate that this technology provides very good protection of device surfaces. Thus, it does not seem unreasonable to expect that high-reliability IGFETs can be made.

For purposes of discussion, it is assumed that the mean time to failure of an interconnected beam-lead sealed-junction integrated-circuit chip (bipolar transistor or IGFET) will be at least 10^8 hours. In other words, this is a failure rate of 0.001 percent per 1000 chip hours. A burn-in screening test very likely will be necessary to achieve this low failure rate. It is informative to note that failure rates of less than 0.001 percent per 1000 hours have been attained for carefully screened integrated circuits employing conventional wire-bonded interconnections [39]. It is expected that the failure rate for beam-lead integrated circuits will be lower than for wire-bonded integrated circuits.

At a mean time to chip failure of 10^8 hours, the mean time to failure of a 32K-bit memory module should be about 3×10^5 hours, or 34 years. The overall mean time to failure of a million-bit memory would be one year. This level of reliability is sufficient for many applications.

V. Million-Bit Memory

The two previous sections have examined the electrical and physical characteristics of a 1024-word, 32-bit-per-word memory module. It is apparent from the chip area data of Table V that there is little economic motivation for increasing module size above the 32K-bit level.

The anticipated cost, reliability, power requirements, and physical size of the 32K-bit module are such that it appears reasonable to consider assembling a large memory from a number of these modules. For purposes of discussion, assume that a 10^6-bit memory, comprising 32 of the 32K-bit modules, is desired. Some of the important points to be considered in this section are questions related to address selection, parallel driving of data lines, interconnections, noise, volatility, and maintainability. As a summary of the conclusions of this section, the left column of Table VI shows the expected characteristics for a 10^6-bit memory based on the 32K-bit modules discussed earlier in the paper.

It should be obvious that the data presented here are based on very extended extrapolation from actual experience with semiconductor memory. Despite the speculative nature of the following discussion, it should be of some interest because the rapidly progressing development of integrated-circuit technology may shortly bring large semiconductor memory into reality.

A. Electrical Organization

A 10^6-bit memory could be organized as 32K words, 32 bits per word. A 15-bit binary address is required for word selection; address selection could be organized as follows. The 10 least significant bits of the address are connected in parallel to the decoder inputs on all 32 modules. The 5 remaining address bits are centrally decoded and used to route power supply and/or timing pulses to one of the 32 modules. Therefore, the digit circuits of only one of the 32 modules will be energized at any one time. This strategy appreciably reduces overall power consumption. The power supply switching will preferably take place on the module substrates, under the control of the central decoder.

The read cycle time will not be appreciably affected by power switching the detectors, because the delay associated with this switching should be about equal to the estimated 20-ns read array delay. However, the write cycle time may be lengthened by 20 ns because no similar overlap is present.

If the digit detector circuit of Fig. 5 is redesigned for wired-OR parallel connection at the output, additional delays and the loading of 31 passive nodes will lengthen the read cycle by 20 to 30 ns. The digit driver inputs for the 32 modules may be paralleled directly on a line tied to a high fan-out buffer at the cost of perhaps 20-ns delay. This delay overlaps with selection delay. In total, therefore, the access time and read cycle time for the complete 10^6-bit memory should be under 120 ns, the write cycle time, about 150 ns, and a complete read-write cycle time at one address, 220 ns or less.

These estimates of the cycle time indicate the approximate performance expected when using the relatively simple saturating bipolar transistor word and digit circuitry shown in Figs. 4 and 5. Higher-speed operation could be obtained by reducing the number of words per module, and/or by using more sensitive digit detectors and higher-current digit drivers. However, the interconnection and noise problems discussed below may result in diminishing returns for attempts to reduce substantially memory cycle time. Experimental evidence on these matters is badly needed.

B. Packaging and Interconnections

Care will be necessary in planning the interconnection and packaging of a 10^6-bit memory to minimize problems with electrical noise, heat dissipation, and reliability. It seems desirable to keep the number of soldered and pressure contacts to a minimum in order to maximize reliability. One possible approach would use a flat, molded wire harness to make connections from vertically mounted

TABLE VI

COMPARISON OF SEMICONDUCTOR AND MAGNETIC MEMORIES

	IGFET	Bipolar	Plated wire	Planar film	Ferrite core
Unit cell					
Read-out	NDRO	NDRO	NDRO	DRO	DRO
Read delay, ns	10	5	20	10	190
Write delay, ns	25	5	20	10	190
Standby power, μW	40	1000	0	0	0
Array of cells					
Array size, bits	1024×32	128×32	$4K \times 128$	1024×64	$16K \times 18$
Word select current, mA	10	20	900	200	425
Digit write current, mA	20	20	20	15	425
Drive voltages, V	5	2	20	10	30
Read-out signal	100 μA dc	500 μA dc	10 mV pulse	2 mV pulse	20 mV pulse
Megabit memory					
Economic module, bits	8K–32K	4K–8K	256K	64K	256K
Power dissipation, W	60	1000	200	200	100
Full cycle time, ns	220	170	200	200	500
Rack panel height, cm	30	30	60	30	300
Mfg cost per bit in mass production, cents	1–4	4–5	2–4	2–4	2–3

IGFET = p-channel memory array, word organized, bipolar transistor word and digit circuits, beam-lead sealed-junction assembly, all data are author's estimates

Bipolar = bipolar transistor memory array, word organized, bipolar transistor word and digit circuits; silicon full slice with discretionary wiring, data from Dunn [43]

Plated wire = permalloy element, word organized, bipolar transistor circuits, from Waaben [44] and Petschauer [45]

Planar film = permalloy coupled film element, word organized, bipolar transistor circuits, from Petschauer [45], Pugh *et al* [46], and Simkins [47].

Ferrite core = magnesium-manganese cores, 22/15 mil; 3-wire $2\frac{1}{2}$D organized, bipolar transistor circuits, from Petschauer [45] and Gilligan [48]

memory modules to horizontal buses interconnecting all modules. At the memory module, the wires would be welded to the metallized alumina on 1.25-mm centers. At the buses, connections would be made by wire wrapping to pins on 2.5-mm centers. Wire orientation through the fan-out would be preserved by the molded harness. Modules would be replaced by removing the wire-wrapped connections and installing a new module. With adjacent modules mounted vertically on 1-cm centers, 32 modules, together with timing, control, and register circuits, could be mounted in one row of a standard 48-cm rack. This assembly and interconnection approach eliminates all epoxy printed circuit cards, plug-in connectors, and soldered connections. If required by maintenance considerations, plug-in connectors could be used in place of wire-wrapped connections.

A preliminary estimate of the noise problem in the back-panel buses may be made using lumped-parameter techniques, because the pulse rise time on all lines can be appreciably greater than the propagation delay [40]. There will be appreciable mutual capacitance and inductance between open buses on 2.5-mm centers. Possibly strip-line techniques would be necessary to reduce the coupling between lines.

The total power dissipation for the 10^6-bit memory is estimated from the data of Table IV. The memory cells, which must be energized at all times, require 40 watts. Only one decoder and one set of digit circuits will be energized at any time, so the decode and digit circuit power dissipation will be under 2 watts. Adding an ample allowance for central timing, control, and register circuits, the total power dissipation should be less than 60 watts. This amount of heat can be eliminated by free-air convection.

C. *Volatility*

All stored information is lost from a semiconductor memory if supply power is interrupted. Various means can be suggested to minimize the significance of this problem for applications where no back-up storage is available. The IGFET memory array described above will hold all stored information with 40 microwatts per bit standby power, or 40 watts for 10^6 bits. A modest battery would support this load for several hours. A drastic reduction in holding power would be achieved with low-leakage complementary IGFET memory cells, at the expense of an increase in device processing complexity.

In some systems, the most crucial information does not require frequent change. A nonvolatile read-only memory might be used to store such information. Early estimates indicate that semiconductor read-only memory (not electrically alterable) will cost appreciably less than read-write memory.

Finally, some electrically alterable nonvolatile semiconductor storage elements have been reported recently [41], [42]. However, further work is needed before the practicality of large memories based on these devices can be established.

D. *Maintainability*

Semiconductor memory has an important advantage over most magnetic memory techniques in that compact, complete modules with capacity of 256 to 1024 words are natural, economical building blocks for a large memory. Once such a module is available, memories of various capacities are easily built up with a minimum of design and tooling expense.

A second, more important advantage of the modular nature of semiconductor memory stems from the fact that 256 to 1024 words is a typical range for memory page size in computers with pagewise address relocation capability. This means that in case of a one-bit failure (detected by parity checking every word read out), the information stored in the defective page can be automatically relocated in a spare page. Diagnostic routines could be used to check for other failures. The defective page can be bypassed by the address relocation routine until it is replaced. Only a one-part inventory is necessary for the entire 32-module memory. This one-to-one correspondence between the physical and the functional module should be very helpful in diagnosis and repair of failures, as well as in minimizing system down time.

VI Comparison and Projections

A. Magnetic Versus Semiconductor Memory

Table VI presents a comparison of two possible forms of semiconductor memory and three realizations of magnetic memory, all aimed at the million-bit capacity range. The numbers presented are rough and subject to qualification. Nevertheless, they indicate some relative characteristics of different technologies as applied to large-capacity memories.

Comment is in order concerning the status of each memory technology. High-speed core memories are available for large-capacity applications. Planar and cylindrical film memories are now seeing introductory application. Large-capacity low-cost semiconductor memories are under development; application in commercial systems cannot be expected before 1970.

Consider first the comparative characteristics for the unit memory cells. Note that the read and write delays for the ferrite core are considerably greater than for the other technologies. This is so because ferrite switching involves nucleation and propagation of magnetic domains, a slow and lossy process. In contrast, magnetic film switching involves the rotation of magnetic domains, fundamentally a faster process. Core and planar film technologies bear a burden not shared by the alternatives; the stored information must be rewritten after every read-out.

Of course the delays for any of the unit cells may be reduced through harder driving and/or redesign. The numbers shown seem to be a fair presentation of results obtainable without serious economic penalties.

The standby power requirements for semiconductor memory are a drawback, more or less serious depending on the system application. The power required by a bipolar transistor memory cell is so high that bringing current into and heat out from a large memory may be costly. New or improved device technology is needed to reduce standby power without serious cost penalty.

The large drive currents required for word selection in magnetic memory are incompatible with low-cost monolithic integrated-circuit capabilities. In this respect, semiconductor memory has a significant advantage. The read-out signals from semiconductor memory are direct current; that is, the read-out continues for the duration of word access, simplifying the requirements on detector circuitry. Magnetic memory read-out signals are pulses of limited energy and width. Therefore sensitive, accurately gated detectors are required for magnetic memories.

Turning now to the question of module size, it is clear that for semiconductor memory in the form described above, the cost per bit does not decrease appreciably as module capacity is increased above about 32K bits. Cost per bit for magnetic memory in small modules is higher than for semiconductor memory, and the corresponding flattening in the cost versus capacity curve is reached at 64K bits or higher. Estimates summarized in Table VI indicate that the manufacturing cost for megabit semiconductor memory will be competitive with that for magnetic memory.

The physical volume of a memory can be significant if propagation times for control and data signals in the memory become appreciable in relation to cycle time. Table VI shows that this problem is likely to be minimal for semiconductor and magnetic film memories.

As a final point of comparison, note that the projected cycle times for semiconductor and magnetic film memories fall in the same range. In each case, the delays associated with the unit cell are a small fraction of cycle time. The major part of the cycle time for a megabit memory is made up of the delays in decoding, selection, and digit circuitry. Since bipolar transistor circuitry is used for these functions in all cases, it is reasonable to expect roughly equal cycle times.

B. Conclusions and Projections

The discussion in the earlier sections is concerned primarily with the probable characteristics of semiconductor memory based on 1968 silicon integrated-circuit technology. Refinements in this technology are likely over the next several years. With these refinements will come the potential for reduced cost and improved performance of semiconductor memory.

It seems likely that semiconductor memory for some years to come will be based on silicon technology. Although modest improvements in high-speed performance might be obtained with germanium or gallium arsenide devices in the memory cell array, the highly developed silicon technology will almost certainly have a substantial economic advantage well into the future.

It is widely expected that the cost per circuit function of silicon integrated circuits will continue to decline. According to one recent estimate, the cost per logic gate for digital integrated circuits in conventional packages will decline by more than a factor of four in the period 1968 to 1974 [33]. The anticipated reduction in cost will be the result of reductions in circuit dimensions, of declining slice processing and chip packaging costs, and of improvements in quality control. At least an equivalent reduction in the cost of semiconductor memory should be expected.

Advances in integrated electronics technology will also

reduce the cycle time for a memory module of given storage capacity. As pointed out in Section III, array delays are determined primarily by the capacitances of devices and of metallized interconnections on the memory chips. Refinements in mask-making and photolithographic skills will permit reduced device dimensions, reducing all capacitances. A reduction of capacitances by at least a factor of two from the values listed in Table I should be expected. Word and digit circuit delays will also be reduced through use of smaller devices. Nonsaturating circuitry may be required to obtain significant improvements.

In summary, refinements in present technology over the next several years should permit the evolution of million-bit semiconductor memories operating at cycle times in the 100- to 150-ns range, at a cost in the range of one cent per bit.

The ultimate choice between semiconductor and magnetic memory will be based primarily on cost and reliability data which will be available only after extensive experience has been accumulated. However, it now appears that both magnetic and semiconductor memory will be widely used in future systems. Barring dramatic new developments in either magnetic or semiconductor device technology, magnetic memory will be favored where volatility of stored information cannot be tolerated. Semiconductor memory will be favored where economic modules with capacity of 10^5 bits or less are desired, and for highest-speed operation.

Acknowledgment

The author is indebted to many colleagues for helpful discussion and comments. Particular thanks are due to H. J. Boll, J. E. Iwersen, R. M. Jacobs, M. P. Lepselter, W. C. Slemmer, S. Waaben, and J. H. Wuorinen. Insight, direction, and encouragement from T. R. Finch are greatly appreciated.

References

[1] G. B. Potter, J. Mendelson, and S. Sirkin, "Integrated scratch pads sire a new generation of computers," *Electronics*, vol. 39, pp. 118–126, April 4, 1966.

[2] T. R. Finch, "LSI—Digital electronics," *Internat'l Solid-State Circuits Conf. Digest Tech. Papers*, vol. 10, pp. 32–33, 130, February 1967.

[3] R. L. Petritz, "Current status of large scale integration," *Fall Joint Computer Conf., AFIPS Proc.*, vol. 31, pp. 65–85, November 1967.

[4] H. A. Perkins and J. D. Schmidt, "An integrated semiconductor memory system," *Fall Joint Computer Conf., AFIPS Proc.*, vol. 27, pp. 1053–1064, November 1965.

[5] R. Shively, "A silicon monolithic memory utilizing a new memory element," *Fall Joint Computer Conf., AFIPS Proc.*, vol. 27, pp. 637–647, November 1965.

[6] J. E. Iwersen, J. H. Wuorinen, Jr., B. T. Murphy, and D. J. D'Stefan, "Beam-lead sealed-junction semiconductor memory with minimal cell complexity," *IEEE J. Solid-State Circuits*, vol. SC-2, pp. 196–201, December 1967.

[7] M. P. Lepselter, "Beam-lead technology," *Bell Sys. Tech. J.*, vol. 45, pp. 233–253, February 1966.

[8] G. H. Schneer, W. van Gelder, V. E. Hauser, and P. F. Schmidt, "A metal-insulator-silicon junction seal," *IEEE Trans. Electron Devices*, vol. ED-15, pp. 290–293, May 1968.

[9] M. P. Eleftheriou, "Assembling beam-lead sealed-junction integrated-circuit packages," *Western Electric Engr.*, vol. 11, pp. 16–25, December 1967.

[10] R. S. Dunn and G. E. Jeansonne, "Active memory design using discretionary wiring for LSI," *Internat'l Solid-State Circuits Conf. Digest Tech. Papers*, vol. 10, pp. 48–49, February 1967.

[11] M. Canning, R. S. Dunn, and G. Jeansonne, "Active memory calls for discretion," *Electronics*, vol. 40, pp. 143–154, February 20, 1967.

[12] J. W. Lathrop, "Discretionary wiring approach to large scale integration," *WESCON/66 Tech. Papers*, pt. 2, paper 10/3, August 1966.

[13] J. H. Wuorinen and D. A. Hodges, "Component technology for future systems," *Proc. IFIP Congress*, 1968 (to be published).

[14] A. W. Bidwell and W. D. Pricer, "A high-speed associative memory," *Internat'l Solid-State Circuits Conf. Digest Tech. Papers*, vol. 10, pp. 78–79, February 1967.

[15] I. Catt, E. C. Garth, and D. E. Murray, "A high-speed scratchpad memory," *Fall Joint Computer Conf., AFIPS Proc.*, vol. 29, pp. 315–331, November 1966.

[16] J. D. Schmidt, "Integrated MOS random-access memory," *Solid-State Design*, pp. 21–25, January 1965.

[17] R. Igarashi, T. Kurosawa, and T. Yaita, "A 150 nanosecond associative memory using integrated MOS transistors," *Internat'l Solid-State Circuits Conf. Digest Tech. Papers*, vol. 9, pp. 104–105, February 1966.

[18] R. Igarashi and T. Yaita, "An integrated MOS transistor memory with 100 ns cycle time," *Spring Joint Computer Conf., AFIPS Proc.*, vol. 30, pp. 499–506, April 1967.

[19] P. Pleshko and L. M. Terman, "An investigation of the potential of MOS transistor memories," *IEEE Trans. Electronic Computers*, vol. EC-15, pp. 423–427, August 1966.

[20] D. A. Hodges, "Semiconductor memory design alternatives," presented at the IEEE Solid-State Circuits Comm., Raleigh, N. C., May 1967.

[21] D. E. Brewer, S. Nissim, and G. V. Podraza, "Low power computer memory system," *Fall Joint Computer Conf., AFIPS Proc.*, vol. 31, pp. 381–393, November 1967.

[22] R. Pasqualini, "Design considerations for a parallel bit-organized MOS memory," *IEEE Trans. Electronic Computers*, vol. EC-16, pp. 551–557, October 1967.

[23] J. R. Burns, J. J. Gibson, A. Harel, K. C. Hu, and R. A. Powlus, "Integrated memory using complementary field-effect transistors," *Internat'l Solid-State Circuits Conf., Digest Tech. Papers*, vol. 9, pp. 118–119, February 1966.

[24] A. C. Lowell, T. Mitsutomi, and S. A. White, "A new dimension in microelectronic systems," *WESCON/66 Tech. Papers*, pt. 2, paper 10/4, August 1966.

[25] J. F. Allison, J. R. Burns, and F. P. Heiman, "Silicon on sapphire complementary MOS memory systems," *Internat'l Solid-State Circuits Conf., Digest Tech. Papers*, vol. 10, pp. 76–77, February 1967.

[26] K. Tada and J. L. R. Laraya, "Reduction of the storage time of a transistor using a Schottky-barrier diode," *Proc. IEEE (Letters)*, vol. 55, pp. 2064–2065, November 1967.

[27] H. E. Nigh, J. Stach, and R. M. Jacobs, "A scaled gate IGFLT" (abstract only), *IEEE Trans. Electronic Devices (Solid-State Device Research Conf.)*, vol. ED-14, p. 631, September 1967.

[28] S. R. Hofstein, "Field-effect transistor theory," in *Field-Effect Transistors*, J. T. Wallmark and H. Johnson, Eds. Englewood Cliffs, N. J.: Prentice-Hall, 1966, pp. 150–152.

[29] G. B. Herzog *et al.*, "Large-scale integrated circuit arrays," Tech. Repts. AD 806655, February 1967, AD 817659, August 1967, AD 822135, November 1967.

[30] "Final development report for evaluation of flip/chip integrated circuit interconnections," Honeywell, Inc., Tech. Rept. AD 806935, January 1967.

[31] E. M. Davis, W. E. Harding, R. S. Schwartz, and J. J. Corning, "Solid logic technology, high-performance microelectronics," *IBM J.*, vol. 8, pp. 102–114, April 1964.

[32] R. H. F. Lloyd, "ASLT: An extension of hybrid miniaturization techniques," *IBM J.*, vol. 11, pp. 86–92, January 1967.

[33] R. B. Seeds, "Yield and cost analysis of bipolar LSI," presented at the Internat'l Electron Devices Meeting, October 1967.

[34] B. T. Murphy, "Cost-size optima of monolithic integrated circuits," *Proc. IEEE*, vol. 52, pp. 1537–1545, December 1964.

[35] O. Bilous, I. Feinberg, and J. L. Langdon, "Design of monolithic circuit chips," *IBM J.*, vol. 10, pp. 370–376, September 1966.

[36] H. R. Beelitz, C. Y. Levy, R. J. Linhardt, and H. S. Muller, "System architecture for large-scale integration," *Fall Joint Computer Conf., AFIPS Proc.*, vol. 31, pp. 185–200, November 1967.

[37] A. R. Strube, "LSI for high-performance logic applications," presented at the Internat'l Electron Devices Meeting, October 1967.
[38] M. P. Lepselter, "An insulated beam-lead crossovers for integrated circuits," *Bell Sys. Tech. J.*, vol. 47, pp. 269–271, February 1968.
[39] C. D. Parker, "Reliability," in *Integrated Silicon Device Technology*, vol. 15, Research Triangle Institute, Research Triangle Park, N. C., Rept. AD 655082, May 1967.
[40] D. K. Lynn, C. S. Meyer, and D. J. Hamilton, *Analysis and Design of Integrated Circuits*, New York, McGraw-Hill, 1967, pp. 341–360.
[41] D. Kahng and S. M. Sze, "A floating gate and its application to memory devices," *Bell Sys. Tech. J.*, vol. 46, pp. 1288–1295, July–August 1967.
[42] H. A. R. Wegener, A. J. Lincoln, H. C. Pao, M. R. O'Connell, and R. E. Oleksiak, "The variable threshold transistor, a new electrically-alterable, nondestructive read-only storage device," presented at the Internat'l Electron Devices Meeting, October 1967.
[43] R. S. Dunn, "Tunnel diodes for bipolar semiconductor memories," *Fall Joint Computer Conf., AFIPS Proc.*, vol. 31, pp. 595–598, November 1967.
[44] S. Waaben, "High-speed plated-wire memory system," *IEEE Trans. Electronic Computers*, vol. EC-16, pp. 335–343, June 1967.
[45] R. I. Petschauer, "Magnetics – Still the best choice for computer main memory," *Fall Joint Computer Conf., AFIPS Proc.*, vol. 31, pp. 598–600, November 1967.
[46] E. W. Pugh, V. I. Shahan, and W. F. Steple, "Development and device design for a 120-nanosecond magnetic film main memory," *IBM J.*, vol. 11, pp. 169–178, March 1967.
[47] Q. W. Simkins, "Planar magnetic film memories," *Fall Joint Computer Conf., AFIPS Proc.*, vol. 31, pp. 593–594, November 1967.
[48] T. J. Gilligan, "2½D high speed memory systems – past, present, and future," *IEEE Trans. Electronic Computers*, vol. EC-15, pp. 475–485, August 1966.

Standard read-only memories simplify complex logic design

Large-scale integration of semiconductors has made standard memories practical for use in implementing combinational and sequential logic; *Floyd Kvamme* of National Semiconductor explains how this is achieved

Complex logic functions in control and arithmetic applications can now be implemented economically with semiconductor read-only memories, thanks to recent technological advances that make them mass producible with large capacities and good yields. These applications are in addition to their classic chores of microprograming, table lookup, and data conversion. As implementations of logic functions, they replace arrays or assemblies of gates and flip-flops at lower cost and provide more efficient use of silicon real estate, without sacrificing the direct interface with the logic circuits in the data path. Furthermore, they're simpler to design than gate arrays, and can be manufactured and tested in the same way as read-only memories for conventional uses.

Of course, they have always been capable of acting as combinational and sequential logic networks, but past proposals often depended on core ropes, arrays of resistors, or the like. These complex structures, as logic networks, were economically and technically incompatible with the structure of then-conventional digital systems.

In general, digital systems comprise a series of registers that store data temporarily during the process, combinational logic that operates on the data as it passes from register to register, and control logic that determines both when data transfer occurs and what happens to the data during the transfer. When these systems were built with vacuum tubes or transistors, or even with individual integrated-circuit gates, they had to be carefully designed to execute the desired functions, and only the desired functions, with a minimum number of components. The cost of these components, their physical arrangement in a machine, and other gross considerations imposed severe constraints on system organization—constraints that precluded the use of bulky and expensive read-only memory structures like core ropes.

Today, large-scale integration of both logic and memory circuits has removed this preclusion. With the metal-oxide-silicon process, read-only memories with capacities of up to 2,048 bits per chip are in mass production, and 4,096-bit units will be available soon. In these units the cost of individual components is almost negligible, and packaging constraints are more likely to involve interconnections a fraction of an inch long rather than to involve 50-foot cables under the floor.

Thus, economic incentive to reorganize systems now exists, because these memories provide the functional equivalent of 100 to 200 logic gates. And read only memories are among the least expensive forms of LSI because they comprise arrays of identical cells instead of collections of miscellaneous gates randomly connected.

Nor do the technical barriers remain. MOS read-only memories can be an integral part of a logic system because they are electrically and physically compatible with logic ICs and have self-contained decoding and



Logic or data. The seven-bit input can be regarded either as an address for one of the 128 eight-bit words, or as a combination of seven logic variables controlling eight independent functions.

GRAY	BINARY
0000	0000
0001	0001
0011	0010
0010	0011
0110	0100
0111	0101
0101	0110
0100	0111
1100	1000
1101	1001
1111	1010
1110	1011
1010	1100
1011	1101
1001	1110
1000	1111



Conversion. A read-only memory containing 16 four-bit words can convert from the Gray code to binary code just as well as the logic network of three exclusive-OR circuits, the read-only memory contains merely the truth table for the conversion (left). This is a simple example, because both conversions require only a single circuit. In fact, a chip with four exclusive OR's is available, which would have a spare circuit left over in this application.

be careful
nd only t
of comp
physical a
sideration
ation—co
l expensiv
and mem
the meth
capacito
riction an
e th
igible, an
olve inter
than to i
stems no
function
nly memo
SI becom
of cost
d.
read-onl
ystem be
ompatibl
oding an
ut can be
for one
s a
ables
unctions

sense circuitry. Before MOS and LSI arrays became commonplace, read-only memories were generally treated as subsystems because they required special control, sense and power-supply circuitry, and were assembled and packaged differently from logic circuits.

Although it is not a new idea, very little of a practical nature has been written about read-only memory logic. Therefore, the system designer will find little to guide him in this field. One pitfall to avoid is trying to force read-only memories into the established molds for relay and gate logic, by using, for instance, logic equations intended to minimize the number of gates or wiring crossovers. These do not apply to MOS read-only memories.

In conventional logic design, redundancies cost money, and it's well worth the time and effort to eliminate them from the design. But the advantage offered by memory logic lies in the fact that redundancies add little to the cost; the designer is spared the effort and expense of trying to produce a read-only memory without redundancy. Traditional logic design techniques that delete storage elements within each memory must be dropped in favor of a method that reduces the number of read-only memory packages in a function. The cost of these individual packages, and therefore the cost of the system as a whole, is kept low by using standard production memories with standard capacities and custom internal wiring patterns, even though such a route would traditionally entail expensive or inefficient designs using arrays of gates.

System development usually can be divided into six steps: describing the system, designing the architecture, generating the truth tables, generating the logic equations and diagrams, building the hardware, and checking out the system. In this sequence of steps, the input for programing a read-only memory would be a truth table, which brings the memory's manufacturer into the picture after the third step. But at the outset of development, the system designer should decide where he can use the memories, and he should be definite about this before committing himself to a particular architecture—that is, before taking the second step. Otherwise, he will find himself asking the manufacturer for rush changes, at great expense.

In general, a truth table lists various combinations of a set of input variables, with one or more output functions for each combination, as such, it governs the locations of 1 and 0 bits stored in the read-only memory. Most memories contain standard groups of decode and sense circuits flanking a standard array of MOS field-effect transistors. Data is loaded into this array by etching away part of the gate oxide of MOS FETs corresponding to 1 bits, so that when they are selected, they begin to conduct and thereby produce a 1 output. The other MOS FETs in the array can't conduct even if selected: the unetched gate oxide at each transistor is thick enough to prevent the potential due to the gate voltage from opening a conducting channel in the transistor, thus producing a 0 output.

Using a read-only memory for logic requires only a different point of view, not a change in the hardware. Many classic read-only memory applications—for example, converting a word in one code to a word in a different code—are really combinational logic functions. A network that implements one of these functions generates a specific output for each specific combination of input variables, regardless of the network's past history. Viewed functionally, the memory's input is an address and its output is a bit or a word corresponding to the address; but the concepts in this memory-oriented terminology can be replaced one-for-one by combinational logic terminology.

This one-for-one replacement is apparent in the 128-bit memory shown opposite. It produces an 11-bit output word when one of 128 seven-bit addresses is re-

This is the 14th installment, and the 34th article, in *Electronics*' continuing series on memory technology, which began in the Oct. 28, 1968, issue.





ceived. The seven bits in the address can be called seven variables and the eight bits in the output word can represent eight independent functions of these variables.

A programer specifying data to be stored in a read-only memory thinks in terms of storing certain words in certain addresses. But a logic designer working with the same memory can think in terms of the output functions and ignore the fact that words are stored. These two viewpoints correspond to looking at the memory either horizontally or vertically [see tables, pages 92-93]:

▶ In the horizontal view (table 1) a word at the input produces a word at the output, and all bits in the input word are related to those in the output word. However, no output word is related to any other in the memory. Here, the read-only memory performs its classic function.

▶ In the vertical view (table 2), the output bits for a given input may be totally unrelated to one another. Instead, bits in corresponding positions for all the input combinations represent values of an output variable as a Boolean function of the inputs. Seen in this way, the memory is a bit-for-bit implementation of a truth table.

A third approach, partly horizontal and partly vertical, divides each input word into subwords (table 3). This viewpoint is more flexible than the other two aspects.

With programing variations, the horizontal view in table 1 could represent the conversion of a communications code such as the American Standard Code for Information Interchange (ASCII) to a machine language such as the standard Hollerith punched card code. Or, it could stand for the generation of an error-correcting code from binary-coded decimal numbers or represent a microprogram. For instance, the read only memory can interpret keyboard instructions to a business machine or control how an "intelligent" computer terminal manipulates data when addressed by instructions from the central processor. In each example, the data in one form addresses the stored words representing the data in the converted form.

The vertical representation in table 2, a classic truth table, is generally useful in logic synthesis. A logic designer, beginning with a combinational function to be implemented or with an equation, makes a truth table that describes the function. Every combination of the input variables should be entered. The logic sum of those entries containing a 1 in the output column is the standard sum, which fully defines the function but is generally full of redundancies. Each term in the standard sum is called a minterm.

In conventional logic design the standard sum is the starting point for the logic designer's most exacting task —determining the least redundant sum. Its result, the minimum sum, is a sum of products; each product is implemented by an AND gate, and their sum by an OR gate. An exactly parallel procedure resulting in a product



A_1 A_2 A_3 A_4	B_1 B_2 B_3 B_4	C_1 C_2 C_3 C_4	• • • •
0 0 0 0	0 0 0 1	0 0 1 0	
0 0 0 1	0 0 1 0	0 0 1 1	
0 0 1 0	0 0 1 1	0 1 0 0	
0 0 1 1	0 1 0 0	0 1 0 1	
0 1 0 0	0 1 0 1	0 1 1 0	
⋮	⋮	⋮	

Brute force. A type of sequential operation is possible simply by stringing read-only memories together, the output of each is the input to the next, whose output is the next in the sequence. For a particular input A, all the outputs would remain fixed, and pseudo-sequential operation would require looking at the ouput of successive read-only memories

Cascade. Complex logic functions can be executed simply when small memories are cascaded. Here (far left) only 2,048 bits define four independent functions of 12 variables each, a task that would require eight times as many bits in a single read-only memory, or in parallel read-only memories wired to act as a single array. At the left, 3,072 bits take the place of 32,768 in a similar layout.

of sums is also sometimes used.

But all this hard work is avoided when the minterms are programed directly into a read-only memory. This can be done directly from the truth table, for each of several functions at once, bypassing the minimization process.

The vertical view in table 2 shows seven input variables, A through G, describing 128 different combinations of seven events, and eight possible output functions, shown as f_1 through f_8, for each event combination. To realize a function of the seven variables the designer would simply place a 1 in the column corresponding to that function wherever the function was to contain a given minterm.

Each function thus contains a set of minterms that is different from the sets contained by the other functions and independent of them.

By using a truth table that is efficiently implemented in the read-only memory, the logic designer avoids not only the task of minimization but also minimization errors that might creep into a gate array. For example, a designer can save gates by reducing the expression

$$Z = \overline{A}\,\overline{B}\,\overline{C} + \overline{A}BC + A\overline{B}\,\overline{C} + A\overline{B}C$$

to

$$Z = \overline{B}\,\overline{C} + A\overline{B} + \overline{A}BC.$$

In a read-only memory this expression, in its unreduced form, can be implemented with eight bits—eight because the expression involves three binary variables, and $2^3 = 8$. Minimization produces no savings, because the minimized expression still involves three variables. On the other hand, even the minimized expression requires dissimilar gates—two ANDs and an OR.

Logically, if the number of minterms for a given function of n variables is greater than 2^{n-1}, it is easier to program the complement of the function and invert the read-only memory's output rather than program the function itself in the memory.

It is unlikely that very many terms would occur in an equation in practical applications. Because control functions vary widely, there is no agreement in the literature on a typical number of minterms in a control function. But functions like those in table 3 would probably take about 12 gates to implement, and eight such functions would therefore require about 100 gates. In other words, one 1,024-bit read-only memory is generally the equivalent of 100 gates, thus 10 bits in a read-only memory can generally replace a gate in combinational logic. However, this is a conservative estimate, it's easy to find examples in which three or four bits equal a gate.

One such example, which incidentally is also a simple example of the equivalency of conversion and logic, shown on page 89, is in changing a four-bit Gray code representation—one in which successive values differ in no more than one bit—into its binary equivalent. These representations are often used where a continuously varying quantity, particularly a mechanical one, is converted to digital form. When the conversion is implemented in conventional logic, it requires three exclusive-OR gates, or a total of 15 simple gates. But a read-only memory containing 16 four-bit words—64 bits in all—could be programed to generate the corresponding binary output for any Gray-code input. In this case, 64 bits in the read-only memory replace 15 gates in the logic implementation, so that each gate is equivalent to approximately four bits.

Nearer to a logic designer's interest perhaps, is an example such as the trigonometric lookup table (table 4). Read-only memories so programed are made as standard components for signal processors and fast-Fourier-transform applications. In this table, an input word is a seven-bit binary fraction that represents an angle that is a multiple of 0.703125, which is 1/128 of 90°; the cor-



Truly sequential. A feedback loop from at least one output to the input is necessary for true sequential operation, which requires knowledge of the unit's past history as well as their current state.

Table 1

INPUT WORD							OUTPUT WORD							
A_1	A_2	A_3	A_4	A_5	A_6	A_7	X_1	X_2	X_3	X_4	X_5	X_6	X_7	X_8
0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	0	0	0	0	0	1	0	1	0	0	1	0	0	1
0	0	0	0	0	1	0	0	1	0	1	1	1	0	0
0	0	0	0	0	1	1	0	0	0	1	0	0	0	0
0	0	0	0	1	0	0	1	0	1	1	0	0	1	1
0	0	0	0	1	0	1	1	0	1	1	0	1	0	0
0	0	0	0	1	1	0	0	0	0	0	1	1	0	1
0	0	0	0	1	1	1	1	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	1	1	0	1	0	0	0
0	0	0	1	0	0	1	0	0	0	1	0	0	1	0
			⋮							⋮				

Table 2

INPUT VARIABLES							OUTPUT FUNCTIONS							
A	B	C	D	E	F	G	f_1	f_2	f_3	f_4	f_5	f_6	f_7	f_8
0	0	0	0	0	0	0	1	1	0	1	0	0	0	1
0	0	0	0	0	0	1	1	1	0	0	1	0	0	1
0	0	0	0	0	1	0	1	1	0	1	1	1	0	0
0	0	0	0	0	1	1	1	0	0	1	0	0	0	0
0	0	0	0	1	0	0	1	0	1	1	0	0	1	1
0	0	0	0	1	0	1	1	0	1	1	0	1	0	0
0	0	0	0	1	1	0	1	0	0	1	1	0	1	1
0	0	0	0	1	1	1	1	0	0	0	0	0	1	0
0	0	0	1	0	0	0	1	1	1	0	1	0	0	0
0	0	0	1	0	0	1	1	0	0	1	0	0	1	0
			⋮							⋮				

responding output word is the binary representation of the sine of that angle.

In general, the number of inputs to a memory is the logarithm, base 2, of the number of words. Thus, doubling the number of words increases the number of address bits by one. When applied to read-only memories that replace logic networks, this rule seems to require a doubling of memory bits with every additional variable. Not so—several methods are available to significantly reduce the number of read-only memories needed to perform large combinational functions. One of the best methods is cascading them, as shown at the top of page 90, a technique that becomes more efficient as the number of variables increases.

A simple example is an AND function of four variables, ABCD. This function can be performed by 16 bits of one read-only memory, 15 of which are 0, or by 4 bits in each of three memories for a total of 12 bits. A 4-bit segment in one first-stage memory would form the AND function of A and B; the second memory would similarly form C and D. The A·B and C·D outputs of these read-only memories would then be the inputs to a third 4-bit read-only memory, producing a second-stage output representing A·B·C·D.

It's impractical actually to use read-only memories for four-input ANDs, but this example shows the technique. The progression in the number of bits as the number of variables increases, shown in table 5, is much slower than the exponential growth of a single read-only memory. Note that the first of two read-only memory levels for a 7-input AND contains three read only memories -- two 4-bit and 8-bit.

The cascades accomplish, with 2,048 and 3,072 bits, functions that would require 16,384 and 32,768 bits, respectively, with a single read-only memory or with parallel memories. They also illustrate two other points: the flexibility of read-only memories following the $\log_2$ capacity rule, and the efficiency of a few medium-sized memories relative to one giant—and expensive—special memory. In the three-memory cascades, two of the interim outputs are combined in an OR gate, which effectively "doubles" the second memory's capacity by reducing the second-stage inputs from eight to seven. Truth tables permitting such combinations are easy to prepare when the first-stage read-only memories have input subwords in common. Either a hardware logic gate may be used or, as shown on page 90, the memory outputs can simply be mixed together. Another technique uses a logic gate at an input to "double" memory capacity; what is actually doubled is the system's logical flexibility.

The cascade technique's versatility is due to the fact that any large group of functions usually contains many common variables or minterms. This appears in table 3, for example, in which the most significant bits of eight

TABLE 4
1024-BIT SINE LOOKUP TABLE

ADDRESS	DEGREES	BINARY OUTPUT
0 0 0 0 0 0 0	0	0 0 0 0 0 0 0 0
0 0 0 0 0 0 1	0.7	0 0 0 0 0 0 1 1
0 0 0 0 0 1 0	1.4	0 0 0 0 0 1 1 0
0 0 0 0 0 1 1	2.1	0 0 0 0 1 0 0 1
⋮		⋮

Table 3

CHARACTER ADDRESS				LINE ADDRESS			OUTPUT CHARACTER							
A_1	A_2	A_3	A_4	B_1	B_2	B_3	f_1	f_2	f_3	f_4	f_5	f_6	f_7	f_8
0	0	0	0	0	0	0	1	0	0	0	0	0	0	1
0	0	0	0	0	0	1	1	1	0	0	0	0	0	1
0	0	0	0	0	1	0	1	0	1	0	0	0	0	1
0	0	0	0	0	1	1	1	0	0	1	0	0	0	1
0	0	0	0	1	0	0	1	0	0	0	1	0	0	1
0	0	0	0	1	0	1	1	0	0	0	0	1	0	1
0	0	0	0	1	1	0	1	0	0	0	0	0	1	1
0	0	0	0	1	1	1	1	0	0	0	0	0	0	1
0	0	0	1	0	0	0	1	1	1	1	1	1	1	1
0	0	0	1	0	0	1	1	0	0	0	0	0	0	0

input words are alike. Likewise, in the two-memory 12-input cascade, the shared terms combine with the unshared terms to drive the second memory. The principle of the three-memory arrangement is similar. It is most useful when a group of input variables, such as EFGH, are common to several output functions. But cascaded read-only memories, like cascaded logic gates, have a longer propagation delay than does a single rank.

Many variations of these basic cascades are possible, and they can be used in combination with read-only memories of different sizes. Determining the best way to rearrange the original truth tables is an ideal task for a computer, since a great many variables must be compared and shifted around to match common terms in a convenient order. These techniques stem from the table 3 approach, which the National Semiconductor Corp. uses to organize large conversion read-only memories and character generators for displays.

For example, National uses the three-memory cascade to translate from the 12-line Hollerith code to the 8-line ASCII. Read-only memories like table 3 serve as alphanumeric fonts, and read-only memory kits are available to generate 5-by-7 matrixes of 1 and 0 patterns, for example, from ASCII 6-line inputs for various types of displays and printouts.

In this approach, the 4-bit input subword would address a character, and the 3-bit subword would address a row, line or column related to that character. The 1 bits in the first eight rows of the output matrix outline the letter N, these bits could display the character on a cathode-ray tube by gating the crt beam with output line-by-line or column-by-column.

Assume, however, that N represented a large group of functions containing the corresponding minterms in the first eight sets of input variables. If the letter M represented a different large group of functions, the f_1, f_2, f_3, f_4, and f_5 columns would be identical to those for the N-group. In this case a majority of the minterms that could be represented by the input variables are, in fact, common. These read-only memory minimization techniques do not recreate the design and debugging problems of gate-logic minimization. The validity of a truth table doesn't have to be checked out in prototype hardware, because it is easily verified with a computer. Programs are available to print out truth tables from logic expressions or vice versa, mechanizing an otherwise tedious manual process.

Also, standard read-only memories will generate all eight output functions for a given input combination in about 1 microsecond. As a result, delays found in large combinational nets are avoided, and therefore need not be compensated with high-speed logic, which brings in its own problems of noise, races and clock skew.

Read-only memories can also be programed to perform a sequence of logic events, or a mix of combinational and sequential events. Feedback makes the sequential operation possible.

Any series of read-only memories can simulate sequential logic in a straightforward manner. For example, the memories shown at the bottom of page 90 are merely programed to shift the binary value of each set of outputs up by one from stage to stage. The collection of read-only memories simulates a counter. Shift registers and other sequential functions could be implemented in this fashion, but the design would be inefficient because it would require many read-only memories.

But only one would be needed to make a counter if the output from the first read-only memory were returned directly to its input. A binary 0000 input would generate an output of 0001, changing the input to 0001 and the output to 0010, and so forth. To keep the read-only memory from rippling through all its states, at least one additional input is required for a clock pulse.

The memory is programed to generate an output for each clock pulse that matches the other 4 bits of the input. This match can be made to occur at the rise of the clock pulse, at its fall, or at both.

This highly efficient counting technique employing the clocking and feedback techniques was introduced a few years ago,[2] considerably ahead of its time. It was implemented with a small read-only memory (4 bits by 4—limiting the counter modulus to eight. Modern read-only memories make this counting technique much more powerful. Any arbitrary number of stages can now be implemented with memories of up to 2,048 bits, since additional inputs and outputs are available for carry, borrow, and special feedback functions.

Any design of a counter, or for that matter design of any sequential logic function, must answer several important questions. Where does the sequence start? Where does it stop? If it gets into a wrong or disallowed state because of noise or other perturbation, how can this condi-

TABLE 5 NO OF INPUTS TO AND FUNCTION	BITS REQUIRED IN SINGLE ROM	BITS REQUIRED IN 2 CASCADED ROMs
4	16	12
5	32	16
6	64	20
7	128	24

tion be detected and how can the device be forced out of the wrong state loop?

With read-only memories these questions are answered more simply than with conventional logic design. In fact, starting the counter is easy—just force the address to its initial value and bring up the clock signal. This design avoids the additional reset input or its equivalent, required in conventional sequential circuits. And the counter stops whenever the clock signal stops or the events being counted stop happening; the only precaution is to make sure the counter counts every event, yet doesn't count a single event more than once. In designs that have many bits changing at nominally the same time, another problem is avoiding false sequences when the changes involve slight differential delays—as in fact they invariably do.

One way of solving these problems is to count in Gray code, which easily converts to straight binary, as was illustrated earlier. Gray-code counting is easy to accomplish with read-only memories, as are many of the arithmetic techniques developed in synthesizing relay-type logic and in avoiding race conditions that occur in asynchronous counter-type logic systems.

A simple design using a read-only memory is a counter that can count either up or down. Such a counter, shown below, can be built with a 1,024-bit memory, so that it has 16 stable states; it can be connected to similar units to increase the number of states and the count range. Its two most significant input bits are the up/down controls. The two most significant outputs are the carry/borrow lines, which can be connected to the count-up and count-down lines of another read-only memory counter to expand the range. Stable states are reached as they are addressed, and the counter is drawn by feedback into the next stable state.

This design is basically the elementary sequential logic circuit proposed in 1967 for implementation with read-only memories—with two major improvements. First, it has additional capability for generating additional outputs, such as carry and borrow. Second, it takes advantage of a technology—MOS—that permits far more complex functions than this to be built monolithically, whereas the original design used up a whole bipolar memory for a simple counting operation. Bipolar technology's lower component density and more complex construction have yielded to MOS in this respect.

It is not necessary to feed back all output lines to form new inputs. Some outputs may represent combinational functions and some may be fed back for sequential functions. In addition, the feedback loops might themselves act as outputs to control subsequent circuits.

At first glance, these random-logic techniques seem to require asynchronous operation, which is difficult to control. But in read-only memories that have controls for



Up-down counter. This simple sequential circuit, essentially similar to one first proposed in 1967, offers two improvements: it generates additional outputs such as carry and borrow, and it has basic potential for considerably more complex functions than mere counting.

strobing or enabling, the strobe line can be used much like a system clock. For instance, the outputs can be disabled until all input transients have died away.

In a basic random-logic configuration, shown on page 91, the read-only memory performs combinational functions, such as code conversion, with the six data lines, while it can also perform control and sequential functions with the A and B inputs and the W and X outputs (or with some of the data lines as well). In normal operation, both the interrupt line A and the reset line B are at their 0 states. Thus, the W and X output lines are also at their 0 states. In this configuration, a 2,048-bit memory can store 256 words with 6 data bits and 2 control bits.

Now suppose an interrupt at the 1 level appears at the A input. This causes the W line to put out a 1, alerting the outside world that the read-only memory's output data is no longer valid. At the same time, the X line goes to its 1 state, if the reset is at 0, this drives the B input to its 1 state and causes the unit to latch. When the interrupt signal returns to 0, the outputs remain in their 1 states, due to the feedback loop, and the B line remains at 1. With the memory latched, a reset command is required before the other six outputs can represent the data or functions programed in that portion of the memory.

The gate driving the B input takes the place of an additional address or control line, and is the equivalent of a ninth input variable. With it, the 2,048-bit read-only memory has the same logic flexibility as one with 4,096 bits under the $\log_2$ rule. The single external gate makes the structure very easy to implement.

What the diagram shows is a normal combinational logic net acted upon by two sequential events—interrupt followed by reset—that stop it and then restart it respectively. The read-only memory's capacity can be used for combinational functions, sequential functions such as a modulus-16 counter, or in many other applications.

Many approaches have been championed as the most efficient implementation of LSI. One way to judge their economic merits is to compare the silicon chip areas they need to perform the average function. For example, a 2,048-bit read-only memory can be made on a 90-by-110-mil chip. According to our approximations, it is the equivalent of about 200 logic gates.

There are no LSI techniques today that can put a 200-gate random logic function on so small a chip. In fact, no one would propose to put even 100 gates on such a chip. Thus chip economics favor the use of read-only memories even if our approximation were off by a factor of two. Forecasts of bipolar logic cells as small as 30 square mils have been made, but MOS FET storage elements have already gone beyond this level, to about 1 square mil per MOS FET. Of the 10,000 square mils on the chip in the photo about 65% is occupied by the wire-bonding pads, interconnection wiring, and decode and sense circuits. Logic arrays require similar investments in area for input-output functions. Future improvements in process resolution and larger chip sizes will greatly increase read-only memory capacity because of the basic storage element's small size.

Moreover, semiconductor read only memories require no custom engineering, wiring, packaging or testing on the part of the semiconductor manufacturer. Once the user submits his truth table to the manufacturer, no further negotiations are required. Only one mask, controlling the gate-oxide thickness, is altered to program a read-only memory. Logic arrays, by contrast, require the manufacturer to decipher logic equations and diagrams, to prepare a set of production masks based on these diagrams governing the type and chip location of logic cells and input-output devices, and to generate up to three metallization etching masks.

Differences in the gate oxide have virtually no effect on the production process; that is, read-only memories storing different data or implementing different logic designs are produced identically, so it is a standard production item. Its handling, flow, inspection, packaging, and testing are familiar to people on the production line, who thus don't have to learn the distinctions between different designs. Experience proves that this familiarity with a single design, or with a minimum number of designs, is not a minor point in the production of any IC. No special precautions or instructions are needed at any stage during the manufacturing process, from first diffusion to final test, and none need be paid for.

Perhaps the greatest benefit of read-only memory logic comes in testing. A device with 100 or 200 gates always poses severe testing problems: Every function that it should perform must be verified, and every incorrect function that it might perform must be weeded out. This complexity requires the logic-array manufacturer to develop either a special tester for each array that it builds, or a large general-purpose tester capable of testing virtually anything in digital circuitry. Either approach is expensive. But the read-only memory manufacturer can use a standard tester that rapidly checks out the memories in all applications—as memories or as logic.

Furthermore, the read-only memory need only be tested for its combinational functions, a valid aid to the usual electrical tests. Unlike an array of gates and latches, a read-only memory's sequential logic structure can be checked out with the feedback loops open. In fact, if the combinational net functions properly, the sequential net will also work when the feedback loops are closed, because the loops simply change the output from one combinational function to another.

References

1. Samuel H. Caldwell, "Switching Circuits and Logical Design," Wiley, April 1959.

2. John L. Nichols, "A Logical Next Step for Read-Only Memories," *Electronics*, June 12, 1967, p. 111.

USE OF A MICROPROCESSOR AS A PERIPHERAL SYSTEM CONTROLLER

by

Carl R. Boehme

Carl R. Boehme Assoc. Inc.
San Jose, CA

PERIPHERAL SYSTEM CONTROLLER

Carl R. Boehme
Carl R. Boehme Assoc. Inc.
690 Salt Lake Drive
San Jose, Ca. 95133

ABSTRACT

The low cost and high reliability of LSI microcomputers make it economically feasible to dedicate these devices to specialized peripheral control functions. Low speed peripheral devices are prime candidates for such an implementation. An integrated peripheral system design is presented here. Two controllers, operating on a common data base, are presented. The printer controller accomplishes the control logic and data processing algorithms in firmware. The magnetic tape unit controller accomplishes the control logic in firmware and the data processing algorithms in conventional logic.

THE TRADITIONAL PERIPHERAL CONTROLLER

The traditional peripheral controller utilizes SSI and MSI integrated circuits for implementation of control and data processing algorithms. In some implementations the conventional logic is organized as a special purpose microprocessor which is then microprogrammed to implement the control algorithms and in some cases the data processing algorithms.

THE MICROPROGRAMMED CONTROLLER OVERVIEW

LSI microcomputers are general purpose machines, in the sense that they have a fixed architecture, and in most cases, a fixed instruction set. When compared to a special purpose microprocessor designed to accomplish a specific task, they are grossly inefficient. Providing this inefficiency does not affect the performance of the system, it can be justified in terms of lower product development cost, and less development time.

The design presented here utilizes an 8 bit parallel, 10.65 μsec. microcomputer system. The system architecture provides a 4 bit parallel data path and a minimal instruction set. The instruction set, though minimal when compared to conventional computer systems, was more than adequate for implementation of these controllers. Of the 45 instructions recognized by the microcomputer system less than half appeared in the controller routines.

Analysis of a traditional peripheral controller reveals that the controller can be partitioned into two distinct logic sections; Device Timing and Control Logic and Data Processing Logic. In the case of high speed, block oriented devices it is not always feasible to implement the Data Processing Logic in firmware. This is due to the large number of events which must occur in a short time period. In the case of low speed, byte or word oriented devices, both the Control Logic and Data Processing Logic may be implemented in firmware. The two controller designs presented here cover these two distinct cases.

SYSTEM OPERATION

The microcomputer receives the data to be processed from a keyboard. This data is stored within the microcomputer until a non-numeric character is received. Upon receipt of the non-numeric character the word is printed on the line printer and transferred to a 1024 bit buffer register (BR) for future recording on magnetic tape.

When the BR contains more than 112 bytes, the contents are transferred to magnetic tape. The format of the magnetic tape is one file containing n 130 byte records. The last 2 bytes of each record contain the Cyclic Redundancy Check word.

CONTROLLER FOR A DRUM PRINTER

The Seiko 102 printer, in a sense, is the ideal peripheral for the microcomputer system used in this application. Reference to Figure 1 reveals that all of the control logic and data processing algorithms are contained in firmware. The electronics external to the firmware are:

1. Data Shift Register (DSR) – provided only to economize on ROM I/O ports.
2. Solenoid Drivers (SD) – level shifters which convert the MOS levels of the DSR to the high current levels of the trigger magnets.
3. Sense Amplifiers (SA) – provided to convert the Origin pulse and Row Timing pulses to TTL levels.
4. Row Counter (RC) – contains the number of the row of characters currently under the print hammers.

Hardware Characteristics

The rotating period of the print drum is 325 (+ 78, – 9.5) msec. The scanning time allowed for comparing c(RC) to the input data and loading the current print pattern into the DSR is 6.2 msec.

Firmware

The complete printer controller routine is contained in one 256 word ROM. The controller routine is divided into 2 distinct sections; initialization and scanner-driver.

Transformation of the special character associated with the word to be printed and determination of whether the word is to be printed in red and/or a decimal point to be included is done during the initialization phase. This transformation is accomplished via 3 look-up tables. Table 1 contains the ASC II code of the special character. Table 2 contains the numbers of the print rows where the special character representatives may be found. Table 3 contains the red shift and decimal point information associated with the special character.

Transformation Example:

Special character "-" Prints as -II
C(Table 2 pointer) = 21 octal
C(Table 3 pointer) = 117 octal
21 octal is equal to the row number of "-" and "II".
117 octal means print in red and with a decimal point.

The Scanner-Driver scans the input data including the transformed special character and determines which columns are to be printed.

Upon entry to the Scanner-Driver c(RC) +1 is stored into a location called RCB and is used to determine completion of the scanning process. To insure against a short cycle the Scanner-Driver waits until RC advances before commencing with the first scan. The scanning process proceeds as follows:

```
        IF c(RC) = RCB THEN Done 1
        ELSE
Cont 1: Scan Data
        FOR i = 1 TO n
        IF compare THEN DSR (i) = 1
                   ELSE DSR (i) = 0
        Scan transformed special character.
        FOR i = 1 TO m
        IF compare THEN DSR (i) = 1
                   ELSE DSR (i) = 0
        WAIT TILL new c(RC) = old c(RC)
        DSR Enable = 1
        WAIT TILL new c(RC) = old c(RC)
        DSR Enable = 0
        JUMP Cont 1

Done 1: Red shift = 0
        Line feed
        RETURN
```

Upon completion the Printer Controller Routine returns control to the Executive program.



Figure 1 - PRINTER CONTROLLER

CONTROLLER FOR A MAGNETIC TAPE TRANSPORT

The IOMEC S-3 tape transport, in a sense, is not an ideal peripheral for the microcomputer system used in this application. Hence, the microcomputer system assumes the role of a supervisor rather than supervisor and direct controller. Reference to Figure 2 reveals that only part of the control logic resides in firmware and all of the data processing algorithms are implemented in conventional logic.

The electronics external to the firmware are:

1. Phase Encoder- converts the binary data to be recorded to bi-phase.
2. Phase Decoder - converts bi-phase data to binary data.
3. CRC Feedback Shift Registers - Compute the remainder polynomial $\overline{R}(x)$ based on the generator polynomial $\overline{G}(x) = 1 + x^2 + x^{15} + x^{16}$.
4. Write Control Logic - enabled by the microcomputer system, controls the transfer of the Buffer register data to magnetic tape and terminates the recording process.

Hardware Characteristics

The S-3 transport possesses the following characteristics:

Tracks	- single track recording
Density	- 400 BPI
Speed	- 7 or 21 IPS
BOT	- clear leader
EOT	- reflective foil
Usable Tape	- 190 feet
Low Speed (7 IPS)	
Stop-Start Time	- 65 ms
Bit Cell Time	- 360 μsec
1/2 Bit Cell Time	- 180 μsec

Firmware

The S-3 controller routines are divided into several distinct sections. These sections implement the following tape operations:

Read one Record*
Write one Record*
Write File Mark
Search End of File
Erase 3" of Tape
Backspace one Record
Rewind
Power on-Power off

*Data is transferred and CRC checked.



Figure II - S-3 TAPE CONTROLLER

The tape operations are translated by the firmware into the elementary commands recognized by the S-3. The translation process proceeds based on the known hardware characteristics and the current status of the S-3.

Commands

Go Forward
Go Reverse
High Speed
Write Amplifier Enable
High Threshold
Write Logic Enable
Read Enable
Write File Mark

Status

Beginning of Tape
End of Tape
CRC Error
Data Field
File Protected

Since all of the data processing algorithms are implemented in hardware, all of the tape operations appear only as motion control and supervisory procedures.

Example of a routine which controls tape motion and supervises the transfer of data:

```
Operation:  Write One Record
Enter:  Power on = 1
        Write amplifiers on = 1
        WAIT 20 msec
        Go forward = 1
        IF BOT THEN WAIT 20 msec
        WAIT 110 msec
        Write logic enable = 1
        WAIT TILL CRC-Done = 1
        WAIT 35 msec
        Write logic enable = 0
        Go forward = 0
        WAIT 65 msec
        IF EOT THEN ETFLG = 1
        IF CRC-ERR THEN ERFLG = 1
        Write amplifiers on = 0
        Power on = 0
        RETURN
```

Example of a routine which controls tape motion only:

```
Operation:  Backspace One Record
Enter:  Power on = 1
        WAIT 20 msec
        IF BOT THEN RETURN
        Go reverse = 1
L 1;    IF test = 0
        IF BOT = 1 THEN JUMP L2
        ELSE JUMP L1
        IF test = 1 THEN WAIT
L2;     WAIT 35 ms
        Go reverse = 0
        WAIT 65 msec
        Power on = 0
        RETURN
```

FIRMWARE GENERATION AND VERIFICATION

The firmware for this system was generated and partially verified using the microcomputer manufacturer-supported assembler and simulator. Final verification of the firmware was accomplished by running it on the prototyping system purchased from the microcomputer manufacturer.

The simulator is especially useful for debugging data processing and scientific routines. It may be used to partially verify routines which control peripheral devices by insuring the proper sequence of control events.

Routines which control peripheral devices can be guaranteed correct when the device performs properly under control of the microcomputer system. These routines are best verified by interfacing the prototyping system (which has the same timing characteristics as the microcomputer system) to the device and allowing the prototyping system to exercise the device.

CONCLUSIONS

LSI microcomputer systems can be used to control one or more peripheral devices. The low cost and high reliability of microcomputer systems, coupled with the inherent flexibility of a general purpose computer, removes the previous technological limitations imposed on the logical complexity of the control algorithms.

ACKNOWLEDGEMENT

The design presented in this paper was supported by IOMEC INC. I wish to thank Harold Eden and Walter Emery for their invaluable assistance, advice and help in preparation of this paper.

REFERENCES

1. S. S. Husson, "Microprogramming Principles and Practices", 1970 Prentice Hall Inc., Englewood Cliffs, New Jersey.

2. "MCS-4 Microcomputer Set User's Manual", Intel Corporation, February, 1973.

3. "The Designers Guide To Programmed Logic", Pro-Log Corporation, August, 1973.

Memories

Floppy disks spin into systems

Two years after their first use by IBM as data-entry devices, they're in new System/32 and three DEC mini-based units

by Paul Franson, Los Angeles bureau manager

After drifting for four years, the floppy-disk memory finally seems to be making its mark. International Business Machines Corp. developed the medium, and its use in IBM's new small System/32 computer (see p. 38) blesses the floppy disk for mass storage. Other major firms are also jumping on the bandwagon; floppy disks are used in the Burroughs Corp. recently announced $1000 document encoder/sorter, and Digital Equipment Corp. has announced three minicomputer-based systems that use floppy disks.

All this activity should make the disk-drive makers healthy and happy. Unfortunately, most are still waiting for substantial orders for their systems.

John Ring, president of Orbis Systems Inc., Costa Mesa, Calif. laments, "The contracts are just dragging out. The product is being evaluated to death—it will be better proven than any product in history." Charles A. Dickinson, general manager of Control Data Corp.'s Hawthorne, Calif., Memory Products division, agrees. He comments that general use of the floppy disk is spreading much more slowly than most manufacturers had anticipated. His firm, like most, is running behind initial forecasts, and he doesn't foresee big sales in 1975.

Donald E. Taylor, disk-product manager at Pertec Corp., Chatsworth, Calif., says volume orders are still six to nine months in the future. Dickinson says that the industry shipped about 17,000 units in 1974 for about $6.5 million, and "we think we're competing for about 000 units—$15.5 million to $16 million—in 1975."



When IBM developed floppy disks in 1970, they were intended for loading programs into the big 3330 disk drive. Then IBM two years ago set the standard for floppy disks in data-entry systems with its model 3740. Of the floppy-disk systems shipped in 1974 by other makers, only 6,000 or 7,000 were compatible with that 3740 standard, "but we feel the non-IBM-compatible market is destined to dry up," says Dickinson.

Innovex Inc. in Bedford, Mass., which brought out its first system at about the same time IBM did in 1970, feels the mix will be half IBM-compatible, but rising. For example, only 5,000 noncompatible systems are expected to be shipped this year—most of them by Memorex Corp. of Sunnyvale, Calif. By 1980, however, Dickinson predicts that the world market will take 50,000 to



In and out. Top picture shows floppy disk or diskette, being inserted in IBM's new small computer, System/32. System above is from Pertec, which feels that volume orders for floppy disk memories are still six to nine months away.

300,000 units per year, worth a total of about $75 million.

The drives now sell for $600 to $750 in single quantity, but large quantity prices drop to $400 or less. These figures should be halved when producers begin true volume production. The floppy-disk controllers, however, can cost as much or more. This situation should change in mid-1975 when such manufacturers as Motorola Semiconductor and Rockwell Microelectronics introduce single-chip semiconductor formatters designed for use with the floppy disks.

Capabilities. The floppy disk, which is also easy to store and mail, is convenient for individual, self-contained data bases, like hospital patient records, says Victor Poor, R&D vice president at Datapoint Corp., San Antonio, Texas.

The main disadvantage of floppy disks is that they are more limited in capacity than other recording media, but in most of the prospective small-scale applications, this isn't a serious problem. However, the life expectancy of the head and disk is a greater objection, because the head is actually in contact with the disk as it spins. Pertec disengages it during standby and other firms reduce head pressure.

At any rate, manufacturers are using various techniques to increase life. Likewise, a number of manufacturers such as Control Data Corp., Hawthorne, Calif., and Pertec Corp., Los Angeles, are going to longer-life ceramic-ferrite heads. Even with a conventional head, they are claiming life at 10,000 hours and more. Joel H. Levine, marketing manager at California Computer Products Inc., Anaheim, Calif., says, "We promise 10,000, but we're getting 30,000."

Marketers. Memorex has probably delivered the most drives, and its spinoff, Shugart Associates, appears to be the leader in the faster-growing IBM-compatible market. Shugart claims to have delivered 5,000 units, more than half of them IBM-compatible, and shipments are now 700 a month. President Donald Massaro says the company is supplying Datapoint, Sperry Univac, Four-Phase Systems of Cupertino, Calif., three divisions of Litton Industries; Modular Computer Corp. of Fort Lauderdale, Fla., RCA Corp.; Storage Technology Corp. of Boulder, Colo., Prime Computer Corp. of Framingham, Mass., Compugraphics of Boston, Docutel Corp. of Dallas, and National Semiconductor Corp. of Santa Clara, Calif. for use in the microcomputer-programing aids it sells to users.

In second place behind Shugart is probably Calcomp, and marketing manager Levine claims to be shipping 300 to 400 drives per month. Calcomp, which is supplying Computer Automation Inc. of Irvine, Calif., and Diva Inc., Eatontown, N.J., is believed to be one of DEC's suppliers. Other suppliers are Orbis Systems Inc., a spinoff from Calcomp when its disk group was called Century Data Systems. Orbis, in Costa Mesa, Calif., has ties with Britain's Data Recording Instruments Co., and Japan's Yaskawa Electric. Orbis also sells to Remex of Santa Ana, Calif., on an OEM basis, and has a contract for 4,000 units.

Control Data supplies NCR Corp., and Pertec is aggressively marketing its minimum-cost, minimum-size unit and has received a contract from Advanced Electronics Design Inc., Sunnyvale, and a few smaller orders.

Applications. The major use of floppy disks—thanks to IBM—is in data-entry systems, but intelligent terminals and remote-batch applications are not far behind. However, by 1980, predicts Venture Development Corp., a Wellesley, Mass., research firm, terminals will account for 23% of the total; data-entry and point-of-sale systems, 15% each; and peripherals for small computer systems 13%. Fewer will be used with programable calculators and in word-processing, control, and test systems, in addition to the original use as a program loader.

Manufacturers agree that both the sluggish economy and lack of acceptance by users have held back the flexible disks. For example, DEC, the largest minicomputer manufacturer, waited for a product that lives up to its expectations. Now, Robert W. Puffer, vice president of hardware development, says that during the past year, DEC has changed its attitude and is convinced that the floppy disk will be important as a data-entry device.

Another peripherals firm, Datapoint Corp., emphasizes a major advantage—the compatibility forced on the industry by IBM's *de facto* standard. Datapoint's Poor says: "It's intrinsically an interchange medium, and we'd adopt alternate technologies only if IBM accepted them first. Any other alternative would be like coming out with punched cards with triangular holes—you'd never be able to sell them." □

What's a floppy disk?

The floppy disk—variously called diskette, flexible disk, or minidisk by those who think "floppy" sounds frivolous or worse—is in effect, a large, round piece of magnetic tape. It is an oxide-coated Mylar disk, looking much like a flexible 45-revolution-per-minute phonograph record. It's 7.8 inches in diameter, and 0.005 in. thick, with a 1.5-in. hole in the center. The disk is contained in a flexible plastic envelope 8 in. square and 1/16 in. thick. It's coated on the inside with a soft material that permits easy rotation of the disk inside the envelope at 360 rpm. A slot in the envelope provides access for the read-write head to the disk surface.

A single floppy disk holds about 3.1 million unformatted bits—roughly 250,000 bytes in the standard format. The data is recorded on 77 tracks at a maximum density of 3,200 bits per inch on the inside track, and track density is 48 per inch. Transfer rate is 250 kilohertz. Any point of the disk can be randomly accessed in less than a second, a compelling advantage over any tape format, including cassettes, reels, or cartridges. Although early disks were not uniform in format, virtually all manufacturers are now concentrating on the standard IBM adopted for its 3740 data-entry system. Dual-density, hard-sectoring, and other upgrading techniques are waiting in the wings for noncompatible systems.

Microprocessor Application Example: An Intelligent Typewriter Text System

by David C. Uimari

The microprocessor in the hands of design engineers has radically changed the hardware implementation of systems. An example of how the microprocessor changed one particular system, an intelligent typewriter system (ITS), is given in this article. As the reader is introduced to the design steps, the variance from previous design procedure will become obvious.

An intelligent typewriter system was picked to demonstrate the impact of microprocessors for several reasons. First, the configuration for the system hardware can be applied to other applications with similar serial input/output requirements. Second, the hardware components, mounted on a printed circuit card, are available for demonstration and evaluation. Third, the design procedures are straightforward and easy to follow.



Although many arguments have been made in defense of the microprocessor, a key advantage to using it in an application like ITS is its ability to reduce the hardware components count significantly and, with it, production costs. Keep in mind that during the prototype development phase the designer needs to design the microcomputer software and the hardware interface between the microcomputer and the "outside world" carefully.

The designer is faced with a fundamental tradeoff once he starts to create the system. He must meet the critical question of how to configure the system while minimizing the component count and hardware complexity by performing more functions within the microcomputer without degrading the system's overall performance.

First Step

The step-by-step procedure an engineer ought to follow in developing a microcomputer-based prototype system is presented in block diagram form in Fig. 4. The first block requires that the designer or the manager write a detailed description of the functions the system is to perform; the next block concerns documenting the ITS' functional specification.

Based on this specification, a suitable system hardware configuration must be defined to meet the interface requirements of the microcomputer and the "outside world," providing adequate capabilities within the microcomputer to meet the functional specification. In general, working with a particular microprocessor takes some ingenuity to get these tasks done economically. (These new components, therefore, do not supercede the need for clever engineers.)

The next step is to design the microcomputer program. By program is meant the "customized" sequencing of logical, arithmetic and control operations of the microprocessor to meet the desired functional specification. The system designer begins by breaking the required functions down into a set of elementary procedural steps arranged in a systematic and clearly defined manner by suitable program descriptions.

The microcomputer program designed in the previous step is then implemented and tested in the fourth and fifth blocks of Fig. 4. The ease with which the program is implemented and tested depends largely on using the proper structuring techniques during the program design process (block three). Next, a microcomputer-based hardware prototype system is implemented (block six) incorporating the previously tested microcomputer program. Successful testing of the prototype system completes prototype development.

Generating Text

The overall design problem here is implementing an intelligent typewriter system (i.e., a text generating system) which provides, as an output, a "previously specified" text — with blank spaces that the user can fill in to "customize" the text. A typical example would be a form letter tabbed with the name, age and social security number of each individual to whom it is sent.

The input medium for the 'previously specified" text is the familiar typewriter keyboard. The output medium is



the typewriter printing mechanism. Control characters need to be implemented into the system to allow insertion of unique characters at locations identified during test generation. Additional control characters will be required to provide an edit (i.e., erasure of the previous character entered) and system reset capability.

The functional specification of the ITS which has been expressed to this point in commonly used English language will be reworded in more precise technical terminology later. First, certain hardware constraints must be overcome and the functional use of the various control characters defined. Then the hardware and software configuration details, as outlined in Fig. 1, can be generated.

A teletype (TTY) terminal will serve as the typewriter mechanism because a microcomputer must always employ an input/output (I/O) device or devices. The TTY can perform all the I/O functions required by this application. The TTY operates very much like a typewriter, except for having some additional keys.

The TTY keyboard is shown in Fig. 1. It includes the familiar alphabet keys found on a conventional typewriter and several control keys.

The line feed key advances the paper, on which the TTY is printing, by one line.

The TTY printing mechanism moves from left to right while printing. A return key moves the printing mechanism to the left hand margin.

Rubout Key

The user, as you will recall, will be typing into the microcomputer memory. (This will include letter, numerals, line feeds, and returns.) A rubout key is used to delete from memory the last typed character or control key. Additional preceding characters can be deleted by continuing to press the rubout key. Rubout will affect the editing function of the ITS.

The ITS will handle form letters this way: When the user reaches a point in the letter where unique information is to be inserted, he will simultaneously depress the CTRL (control) key and the character B. (We will refer to this combination as CONTROL + B.) The material written back from memory will then stop printing so that the unique information can be typed in by the user. After the user has typed in the unique information, he can resume the typing from memory by CONTROL + C.

There has to be a command CONTROL + P to initiate printout from the microcomputer memory as well as a CONTROL + E.

A bell on the TTY terminal, on command from the microcomputer, will ring whenever the user tries to store more data characters than the ITS storage capability will permit. (In this example the storage capability will be limited to 250 characters.) The bell will also ring if the user tries to read an empty memory, delete more characters than exist in storage, or continue printing after the contents of the memory have been printed out.

Now, we can proceed with the design problem. The interface requirements for the teletype keyboard and typing mechanism must be met by both a conventional design using standard circuitry (LSI, MSI, SSI) and one using the microprocessor as a system component.

Next, we will briefly consider a system-level block diagram of a conventional design and estimate the IC packages required, followed by an examination of



FIGURE 1. TTY keyboard with ITS commands



FIGURE 2. ITS block diagram



FIGURE 3. Teletype serial data I/O transfers



FIGURE 4. Prototype development procedure

DESIGN TECHNIQUE	HARDWARE		PROTOTYPE DEVELOPMENT	PRODUCTION COST ESTIMATE (%)[2]
	IC Parts Count	Support Components[1]		
Conventional	75	Substantial	Significant Hardware Debugging	100%
Microprocessor Based	6	Negligible	Software Debugging Some Hardware Debugging	10%

[1] Support components: PC board, connectors, cables, etc. [2] Quantities of 100 units, amortized development costs.

TABLE 1. Software hardware comparison of conventional vs. microprocessor-based systems

hardware configuration using the 2650 microprocessor. A discussion of the software program design and implementation details will then be in order.

The system hardware block diagram for the ITS application is shown in Fig. 2. Essentially, the system consists of a teletype (to enter and type the text), control circuitry (to implement the desired functions) and memory (to store the text).

The teletype (TTY) encodes each character key into a unique bit pattern seven bits long with a parity bit for error control. Similarly, when the teletype receives characters encoded in this manner, the typewriter mechanism is activated to print the appropriate symbol. This standardized serial data input/output procedure is depicted in Fig. 3.

When the operator pushes a key, as in Fig. 2, a unique serial bit pattern is sent to the control circuitry, which must wait until the entire bit pattern is received. It then sends it over the same serial channel to the typewriter print mechanism so that the operator can visually verify that the correct character was received by the control circuitry. This retransmission of received data is called echoing.

The Teletype Interface

The command specification together with the teletype serial input/output system answer the requirements concerning the user and the teletype interface. Fig. 2 illustrates that whatever the hardware implementation of the control circuitry, at least 256 bytes of memory will be required to store the text and corresponding commands and send them back to the teletype print mechanism at the request of the user.

Two possible hardware implementations could meet the needs of the application. In one approach, conventional hardware could be used, and no software would be required. A second approach incorporates the 2650 microprocessor as a system component. Here, the functions previously performed by hardware are handled by the microprocessor program.

A comparison of the conventional and microprocessor approaches, given in Table 1, reveals that the hardware electronics parts count, using the microprocessor approach, is reduced by a factor of 10. In addition, the number of support components is significantly reduced, prototype development is more methodical and, therefore, production cost is far less.

The random logic implementation of the intelligent typewriter system requires, first of all, a serial/parallel converter. This is an LSI integrated circuit which converts from the serial transmission mode (one bit at a time) of the teletype to the parallel mode (several bits at a time) of the memory, and vice versa.





FIGURE 5. Block diagram — conventional implementation for the intelligent typewriter system (ITS)



One possible serial/parallel converter that could be used is the TR1602 asynchronous receiver transmitter. The TR1602 has 40 pins of data lines, control lines and power-supply lines. Dual power supplies of +5 and +12 volts are required. Control lines receive and transmit data, indicate errors and control clock, reset, and format.

As noted previously, each memory word must be eight bits wide for all implementations. A suitable memory component is the Signetics 2606 static RAM. Its organization is 256 bytes (eight bits wide) of storage space for the text.

The largest and most complicated portion of the ITS is the control. It may be designed from TTL, SSI, and MSI integrated circuits. The hardware block diagram for the ITS using the conventional logic approach is shown in Fig. 5. Each block, of course, contains many IC packages.

Next are the various system functions that will be required. First of all, the TR1602 asynchronous receiver transmitter must be controlled. The 37 lines of data functions are controlled by three functional blocks: receive data control, transmit data control, and miscellaneous control.

A clock is required to drive the TR1602 and possibly the rest of the system. The clock block performs this function.

A memory control is needed for the 2606 memory. Addressing the memory, data flow control, read or write operation select, and chip enable are the functions this block provides.

Storage Control

The character storage control block is for storage of characters received from the TTY into memory. These characters will make up the printed page when the print command is issued later.

A control-character storage control is needed for storage of control characters received from the TTY into memory. This type of character is not printed when printout is requested. Control characters control page format and provide stop control (insertion of special user information into the letter after a stop). Control characters are stored in memory.

The control-character control is a major functional requirement of the ITS. It provides the control functions of character delete, memory erase, continue (after stop), and printout.

An error control indicates memory overfill, empty print and erroneous delete attempts.

The coordinating control block, another major block in the ITS, coordinates all the functional blocks in the system.

To sum up, the conventionally designed ITS consists of a TTY, TR1602 serial/parallel interface, a memory, and a large control section. The control section is designed from scratch from a broad array of SSI and MSI circuits such as inverters, gates, flip-flops, multiplexers, decoders, counters and registers. To implement this random-logic version of the ITS, 75 IC packages are required.

Instead of using a conventional random-logic-based design, the requirements of the application can also be met by designing a general-purpose serial I/O interface between a microprocessor and a teletype. The burden of designing hardware control circuitry to implement the functions required by the random-logic design would be taken up by the software program for the microprocessor.

In the second part of this article, to be published in the next issue, a procedure for the design of the ITS using a 2650 (N-channel, MOS) microprocessor will be presented.

Microprocessor Application Example No. 2
An Intelligent Typewriter Text System

by David C. Uimari

In the first part of this article (see EET, March 29, pp. 24-29), the feasibility of using a microprocessor-based system in an intelligent typewriter was discussed. The conversion to microprocessor control from hardwire control circuitry can be accomplished by several techniques.

One basic design approach uses a universal asynchronous receiver/transmitter (UART) to convert from serial teletype I/O to the more convenient parallel I/O. Then, the parallel input/output data bus of the microprocessor is connected to the parallel port of the UART. The additional control circuitry required to accomplish this is illustrated in Fig. 6. The signal lines on the left hand side of the page are the Signetics 2650 pins. These are summarized in Fig. 7 and Table II. The number of IC packages to implement this version is 18; the length of the software program is less than 350 bytes.

The main ITS software program flow chart, Fig. 8, describes the process of text insertion, including the main subroutines. We begin by utilizing the ITS in the subroutine labeled INIT; this entails clearing the typewriter control mechanism, keyboard buffers and memory in which the text is stored. Subroutine "IN" then gets a character from the keyboard buffer. Since the hardware interface is parallel, the seven-bit character pattern is received in register R_0 of the 2650. The line from the teletype input is high (+5 V or a logical 1) when no character is being transmitted.

In this hardware configuration, the UART determines whether or not a character is being sent. Later, we will propose a configuration where this is performed by software.

The next operation, depicted by subroutine "CTRL," is the determination of whether the type of character just received is a character for memory storage, a TTY control character for memory storage or a control character for text control purposes.

The sequence of operations occurring within the routine is expanded in Fig. 9. The character just received is compared by the 2650 against known values of control characters. If a match is found, like the rubout control character (Fig. 10), from the TTY, the control function is executed. In this example, the rubout character causes deletion of the last character in memory. Next, the deleted character is "echoed" to the TTY so the user can verify what he deleted.

At the next level of detail, let's look at what happens inside the delete character routine, documented in Fig. 10. We note that the main operation in this routine is the replacement of the given character with a null character. In the 2650, a null character is represented by an eight-bit byte containing all zeros. This byte is readily generated by the logical function instruction "EXCLUSIVE OR." All we have to do is "EXCLUSIVE OR" the contents of R_0 with itself (EXCLUSIVE OR, R_0). This instruction implies that the other register to be EXCLUSIVE OR'ed is R_0. We will consider a version of the echo character subroutine in the next section.

The process just described of sequentially proceeding to the next level of detail until the task to be performed can be described by the microprocessor instructions themselves is called top-down design. Starting with a system specification, the job of the microprocessor-based system designer is to plan the functioning of his entire system by this logical top-down programming process. Thus, emphasis in developing a good design in a timely manner is to plan well-structured, easy to debug/modify/understand programs.

Returning to Fig. 8, we see that the next task after performing the functions in routine "CTRL" is to check the editor status. If the editor is not in the print mode, then it implies that we are inputting the text; consequently, we add a character to the text buffer memory in routine "SAVE." Of course, if the character were a control operation as described in preceding paragraphs, it is not stored in memory. But, if it's either a character for memory storage or a TTY control character for memory storage, it is.

After ensuring that there's room left to store this new character, we send the character back to the teletype printing mechanism (ECHO), so that the user can verify what he typed in. This process is repeated in an endless loop until a command is decoded that indicates the text insertion task is complete.

We have noted that the teletype is a serial I/O device.

In the previous microprocessor-based design, a UART was used to convert the serial I/O teletype channel to a parallel channel so that characters could be input to the 2650 via the parallel data bus. But, for an application involving a relatively low-speed device such as a teletype, there is no need to use the high-speed parallel data transfer paths of the 2650.

In Fig. 7 and Table II, the "sense" bit in the 16-bit program status word (PSW), is located in the most significant bit location; that is, bit 7 of the upper half of the PSW designated as PSU; and bit 6 is the flag bit in the PSU. These bits are directly accessible on the 2650 pins. These two, the sense and the flag pins, can be used to implement a serial I/O channel in the following manner.

Using The Sense Line

For inputting TTL compatible serial data, we can use the sense line. The sense bit is normally a 1 (+5 V) between data transfers. The line drops to zero volts (0) to indicate a start bit. Then eight bits are serially transferred, after which the line goes back to a 1 (+5 V) for one or two stop times, depending on the data transfer rate. This line can be sampled inside the 2650 under software control by executing a "STORE PSU" instruction which stores the contents of the PSU into R_0 and sets the condition code bit (CC) of the PSW.

For outputting TTL-compatible serial data, we can use the flag line. To transmit a start bit back to the teletype, we set the flag bit of the PSU to a 0; to transmit a stop bit, we set the flag to a 1. Moreover, to transmit data bits, the flag bit is set the same as the corresponding data bit. This process is accomplished under software control by executing the "SET PSU" instruction.

Thus, in the case of this dedicated microprocessor application, there is really no need for a generalized serial I/O interface. Instead, we can directly use the sense/flag pins on the 2650 for serial I/O. The resulting hardware configuration for this dedicated ITS application is shown in Fig. 11.

Three control signals from the Signetics 2650 control the ITS memory, excluding the address bus. OPREQ is a coordinating signal that indicates an external operation is taking place. OPACK is grounded and unused, since the 2606 and 2608 respond in less than 1 μs to a 2650 request. R/W selects a read or write operation of the 2606 RAM memory, and WRP provides a timing pulse for that. The tenth address bit, ADR10, acts as a chip select. It places the 2608 in address space 0 to 1023, and the 2606 in the address space 1024 to 2047. ADR10 and ADR0-ADR9 select one location in those address spaces. Notice that we have six IC packages and only one +5-V supply drawing about 500 mA! And the hardware for this system is available from Signetics on just a 2- by 3-inch printed circuit card!

The Software Program

Now let's look at the software program. Functionally, the software program becomes more simple. We don't have to generate the UART control signals. The only significantly new software program converts the serial input from the sense line to parallel byte format for further processing and the logic to set the flag line to echo or print the proper character on the teletype printer.

Let's look at this program in more detail.

Referring to Fig. 11, note that keyboard processing is done in subroutine "IN." We'll discuss the detailed flow chart and the corresponding program for this subroutine, using the 2650 instruction set.

The flow chart for this conversion is shown in Fig. 12. The first job is to continually sample the sense line until a start bit is detected. Then a delay of half the bit time is introduced to test the sense line again to ensure that the start bit was not actually a noise spike. Then we introduce a delay of one bit time to test the sense line for the first bit of the seven-bit character. This process is repeated until all seven bits are received and put into the proper parallel byte format.

To delay for any timed operation is a simple matter in the Signetics 2650 microprocessor. Any register, like R_0, is loaded with a number. The register is decremented by one each time through a program loop (a loop is a sequence of instructions which transfers execution from finish to start). When the register is tested (each time through the loop) and found equal to zero, the timed delay is complete. The timing is provided by three things:

- 2650 input clock frequency (1 MHz in the case of the ITS). The 2650 clock frequency is variable up to 1.25 MHz.
- Instruction execution time. The time to execute an instruction is a fixed value which depends on the type of instruction and clock frequency. The sum of the execution times of every instruction in the loop gives the loop delay time.
- Number loaded into the register being used in the program loop. This is the number of times the loop is executed, and, therefore, the number of loop delay times.

Example

Clock Frequency = 1.25 MHz
Loop contains instructions A, B, and C

Instruction execution times	A = 4.8 μs
	B = 4.8 μs
	C = 7.2 μs
Loop execution time	= 16.8 μs
Number of times through loop	= 100
Total delay time	= 1.68 ms

Intelligent Typewriter Text System Employing 2650 Microprocessor IC



FIGURE 6. General-purpose serial I/O interface. UART permits conversion to parallel I/O



FIGURE 9. ITS input character decode machine (CNTL) flow chart



FIGURE 7. Summary of interface signals for the 2650. Also see table on page 38 for signal pinouts



FIGURE 8. Input character routine flow chart and corresponding assembly language instructions for a parallel I/O channel

(Continued on Page 38)

(Continued from Page 36)



FIGURE 10. Delete character subroutine flow chart



FIGURE 12. Assembly language program flow chart

Table of Microprocessor Signal Pinouts

+5V, GROUND	Power and Ground
CLOCK	Single phase, TTL level static operation clock input
RESET	Starts processing from a known state (location zero)
Data Transfer Signals	
ADDRESS	Addresses program and data memory and I/O
DATA	Bi-directional data bus for program and data memory and I/O
M/IO	Specifies a memory or I/O device operation
R/W	Specifies an input or output operation
SRP	A pulse during an output operation
FLAG	An output line located in the PSW. Use is programmers choice
SENSE	An input line to the PSW. Use is programmers choice
Sync Signals	
OP REQ	Coordinates all external operations
OPACK	Response to OP REQ from external device
Interrupt	
INTREQ	External interrupt
INTACK	Response to INTREQ from 2650
DMA Signals	
PAUSE	Request to temporarily stop operation of the 2650
RUN/WAIT	Indication of the operating or temporarily stopped state of the 2650
ADREN	Removes 2650 address lines from the tri-state bus
DBUSEN	Removes the 2650 data lines from the tri-state bus



FIGURE 11. Block diagram of dedicated serial I/O ITS



FIGURE 13. Serial-to-parallel conversion flow chart

Once a valid start bit is detected, a delay of one bit time (~9.1 ms) is made until the middle of the first data bit. The middle of the first data bit is reached in the following manner. The leading edge of the start bit is detected because the 2650 program is continually looking for it in a tight loop. The program loop is very fast compared to the frequency of the sense signal (several microseconds compared to 9.1 milliseconds), so when the start bit is detected, it can be assumed the leading edge is detected and not the middle. The middle of the start bit was located due to the 1/2-bit time delay during the noise check. Finally, the middle of the first data bit was detected due to the one bit time delay from the middle of the start bit.

The first data bit is sampled on the sense line as "1" or "0" (high or low), and saved. When seven bits have been received in this manner (a count is kept in R2), an entire character has been received.

The serial-to-parallel conversion for each character is accomplished by transferring a data bit from the sense bit into R0 with the "STORE PSU" instruction. The data bit alone is left in R0 after execution of the "AND" instruction. The last data bit alone is left in R0 after execution of the "AND" instruction. The last data bit sampled is assembled together with the data bits previously received in R0 by the "INCLUSIVE OR" instruction. The "STORE" instruction puts the contents of R0 into R1. Finally, "ROTATE RIGHT" gets the contents of R1 ready for the next bit of the character.

Comparing the two implementations, it's easy to see that system complexity is significantly reduced by using microcomputers rather than random logic. And, since the parts count is reduced, it's much easier to lay out the printed circuit boards. In addition, crosstalk and other interference problems and connections, cabling, cooling and packaging requirements are reduced. Most significantly, the 2650 requires only one +5-V supply.

Other advantages of the microprocessor-based system include the fact that software programs are usually much easier to understand than an equivalent piece of hardware. Debugging software is much more systematic and, therefore, usually less time-consuming than hardware troubleshooting. For example, problems such as electronic circuit malfunction, interfacing, timing pulse alignment and RFI are practically eliminated. Debugging the 2650 is particularly easy since its internal circuitry is static rather than dynamic, consequently, the clock can be stopped to look at its pins without losing data or status.

The microcomputer-based system is also more flexible and easier to support because software can be modified again due to reduced parts count.

All of these factors can be translated into cost savings to the manufacturer. Software development is a one-time cost that can be spread across the production run. And, with fewer spares required in stock, field support is easier. Finally, the product can be continually upgraded without altering hardware packaging, making new products more competitive in the market.

Dave Uimari, marketing manager for MOS microprocessors at Signetics, is primarily involved with the 2650 microprocessor. Previously, Uimari was employed by Harris Semiconductor as marketing manager for memories.

Software links a/d's to computers.

Flag checking permits slow but reliable operation, while a DMA subroutine provides fast, but noise-sensitive, data flow.

Whether you use a minicomputer or a microprocessor to control an analog data collection system, interfacing the analog-to-digital converter to a processor needn't be difficult. Two basic types of interfaces can be used with almost any a/d converter: a low-speed flag check or a high-speed data channel interface (sometimes called direct memory access—DMA).

Flag checking is limited in speed by the program cycle time while DMA inputs are usually limited by converter speed, except when super high-speed converters are used (250-MHz conversion rate). When high speeds are needed, converters are usually operated in a burst-mode and the data fed into a high speed buffer memory, and then fed into the main memory. This method of data handling is usually called double-buffering. It gives the computer extra time to handle bursts of data.

A/d's are available in a wide range of speeds, accuracies and costs. Typical limits might be 12 bits at 100 kHz, 16 at 20 kHz and 6 bits at 250 MHz. Prices for top units like these are usually over $10,000. At the lower end of the performance

Ralph D. Taylor, Senior Project Engineer, Brooks Research & Manufacturing Inc., 5612 Brighton Terrace, Kansas City, MO 64130.



(a)

NOVA 1200

```
        LDA 2, BUF          ; INITIALIZE POINTER

Next:   NIOS ADC            ; START ADC
        SKPBZ ADC           ; BUSY?
        JMP .-1             ; YES, LOOP
        DIA 0, ADC          ; NO, READ ADC

        STA 0,0,2           ; STORE IN CORE
        INC 2,2             ; INCREMENT CORE
        DSZ CTR             ; LAST READING?
        JMP NEXT            ; NO
        HALT                ; YES, STOP

        ;
        CTR: 50.            ; TAKE 50 READINGS
        BUF: DBUF           ; POINTER TO BUFFER
        DBUF: .BLK 50       ; INPUT BUFFER FOR ADC
```

(b)

PDP 11

```
Assumes: bit 1 is convert line
         bit 2 is busy flag

         LDA R2, #BUF
Next   : MOV #1, ADC        ; START ADC
         TST #2, ADC        ; BUSY = 0
         BR .-1             ; NO, LOOP
         MOV ADC, (R2)+     ; YES, READ AND
                              INCREMENT
         DEC CTR            ; LAST READING
         BNE NEXT           ; NO, ANOTHER
         HALT               ; YES, STOP
         .
         CTR: 50            ; TAKE 50 READ-
                              INGS
         BUF: .+50          ; BUFFER
```

(c)

1. A few gates and a one-shot are all that are needed for a flag-check converter-to-computer interface (a). To talk with a converter, the software for a Nova 1200 (b) or a PDP-11 computer (c) requires only a few lines.



(a)

NOVA 1200		PDP 11/20	
LDA 1, CTR	; # of Readings	Assumes: ADC is status reg ADC +2 contains word counter ADC +4 contains buffer start	
DOB 1, ADC	; Send # of Reading to ADC	MOV #50, ADC +2	; Set for 50 readings
LDA 2, BUF	; Core start for buffer	MOV #BUF, ADC +4	; Set buffer address
DOAS 2, ADC	; Start ADC transfer	MOV #1, ADC	; Start ADC
BUF: DBUF	; Pointer to Buffer		
DBUF: BLK50.	; 50 Readings	BUF: .+50	; ADC Buffer

(b)

2. The DMA interface between a computer and a converter (a) requires many more control lines than the flag-check scheme. The programs needed to control the interfaces let data move at 3.3 Mwords/s rates (b).

range are 8, 10 and 12-bit modules that have 5 or 10-kHz conversion rates and cost under $100.

Combining the module and computer can be done easily. The mini or micro is used to start conversion or accept data when conversions are complete. The flag-checking method uses teletypewriter and low-speed card-reader interface procedures. The processor constantly checks a particular line until the signal on the line disappears, at which time it interrupts the program it is processing and accepts the data from the a/d.

Interface the a/d with software

Two common minicomputers used throughout industry are the Data General Nova 1200 and the Digital Equipment PDP-11. Let's see how an a/d converter can be interfaced to these two machines with flag-checking programs (Fig. 1).

The circuit needed to interface an a/d with either machine is shown in Fig. 1a. To check for a flag, a monitoring program, like that shown in Fig. 1b, must be used. The computer starts the converter by using the NIOS ADC statement to send a pulse on the start line. This statement contains the device code for the converter, which is decoded by some selection logic and then ANDed with a one-shot, which, in turn, starts the a/d converter.

Once the converter is triggered, the program enters a loop, waiting for the converter to set a "done" flag when conversion is complete. The SKPBZ ADC does this by checking the peripheral address for a flag. If no flag is found, the program loops by using the JMP. —1 command which tells the processor to do the previous command (SKPBZ ADC).

When the flag is sensed, the program breaks out of the loop and goes to the DIA 0, ADC statement, which tells the processor to read the data from the converter into accumulator 0. The process described so far can be repeated to get as many readings from the a/d as needed. The program shown takes 50 readings. Of course, after data are sent into accumulator 0, they must be stored in memory or they will be lost when more data enter the accumulator.

Depending upon the actual a/d converter selected, you may have to invert the busy signal or other lines for the signal levels needed by the processor. There are three signals of particular interest: a start signal, a monitoring signal



3. These two simple flow charts let the computer determine the maximum value of a waveform. The chart on the left saves all input data, while the one on the right saves only the highest value.

(busy) to indicate when conversion is complete, and a signal to gate data into the computer.

Similarly the program shown in Fig. 1c interfaces the PDP-11 to a converter. Execution times for these programs are typically 20 μs for the Nova and 15 μs for the PDP-11. These times do not include the actual conversion time of the a/d and are thus the limiting factors that determine the input data rate. The data rate using the flag check is thus limited to about 50 kHz.

Try DMA for fast interfacing

If a data rate of 50 kHz is too slow for your needs, you can make the converter feed its output directly into memory. To use a DMA interface, the computer must generate or make use of signals either needed or sent out by the a/d. Fig. 2a shows a simplified schematic of a DMA control circuit. The software programs to bring the data in are listed in Fig. 2b.

The programs must first initialize two counter-registers before any data transfer takes place. One register must be loaded with the core address for the first data word; the other register is set for the number of readings to be taken. For the Nova, this is done by the first four commands of the program. Now the system is ready to start the conversion and accept the resulting data.

The start pulse is given simultaneously with the last set-up command: DOAS 2, ADC. At this point the address lines are decoded to select the a/d interface and ANDed to trigger a one-shot, which, in turn, starts the converter. After the a/d is started, the interface waits until the busy signal sets the flip-flop that indicates the conversion is complete. Next the interface circuit requests data-channel control.

Once the computer acknowledges this request, the memory address in the register is gated on the address lines, and the data are enabled onto the data bus. The required control signals are different for each computer type but must be generated to load the data word into memory. When the word is loaded, the processor signals back to indicate data are in memory. After the interface circuit receives this signal, it resets the control flip-flop, changes the core address counter, changes the reading counter and issues another convert command. This process continues until the word counter reaches zero when control goes back to the main program. Similarly the PDP-11 program offers an almost identical operating procedure.

The hardware needed for a DMA interface is much more complex than for the flag-checking method. The important signals for the DMA interface are: data out, start and channel control. Since this interface operates faster and needs accurate timing, it is more sensitive to noise and other interference. Typical data rates depend upon the machines, but they range from 0.8 to 3.3 M words/s. If you have a lot of data to transfer, consider double-buffering the a/d and using a mass storage system, like a disc. This permits you to fill a buffer of a fixed size and then start putting converter data into a second buffer, while the data in the first buffer are being transferred to the disc.

Before you go to double-buffering, though, check these examples:

- Use of a 5440 disc drive (made by Pertec, Wangco and others) and a data transfer of maximum rate with a buffer size equal to one cylinder (one complete revolution of the disc without any head movement). This is about 6000 readings (depending upon sector size, word size, etc.) and represents the data that can be stored in one revolution of the disc—about 17 ms. Thus, if your data rate is so fast that the buffer will fill in less than 17 ms, the system won't keep up.
- Use of a 5440 disc drive, a buffer of 256 words (sector buffer) and an a/d conversion rate of 1 kHz. This system would take 256 ms to fill



4. A very-high-speed interface for a 250-MHz a/d converter contains its own ECL buffer memory and high-speed clock.

the first buffer, and while the second buffer is being filled, you can transfer data from the first buffer onto a disc.

However, if only a small quantity of data are needed (enough to fit in core) at a high data rate a core buffer can also be used. Thus, with operation at a maximum data channel rate, data rates of up to 750 kHz are common.

Try out the low-speed interface

Let's consider some typical circuit applications of these interfaces. For the low-speed interface, let's try to monitor a 1-kHz signal and measure the high and low values. To do this, the first step is to select an a/d and a sample/hold, if they are not already built into the a/d. According to Shannon's Sampling Theorem, a sampling rate of at least 2 kHz must be used. This provides a sample interval of 500 μs, and thus any signal or spike with a width of less than 500 μs could pass undetected. So, just to be on the safe side, let's use a conversion speed of 4 kHz.

To determine how fast a sampling rate you need, these formulas might prove helpful:

$S_i = 1/P$ (for digital signals) or,

$S_i = N/P$ (for analog signals),

where S_i is the sample interval, P is the narrowest pulse interval to be detected and N the number of readings per pulse interval.



5. To use an a/d converter to take time or time interval measurements, you can use this program to count the number of conversions and multiply them by the period of the converter.

Once the converter and sampler are selected, the software must be written. Fig. 3 shows two possible flow charts for programs. The chart of Fig. 3a stores all readings and searches for the highest value. In Fig. 3b, the chart compares each reading and stores only the highest value. Similarly a flow chart can be devised to store the lowest value. The high and low charts can then be combined, and the min and max values stored in memory for further calculation.

Pulse measurements are often very tricky. Let's try to digitize a pulse that occurs only once and lasts for only 50 μs. From the digitized result, we would like to find the energy of the pulse and how much energy was dissipated in the first x microseconds. Also, let's assume we have a 1-MHz a/d with sufficient aperture time to track the signal. With speeds this high, flag checking is ruled out, and a DMA interface must be used.

After the data are in core, the processor can access the memory and make the calculations for total energy and dissipated energy.

To record very-high-speed events, converters that can do 250 million conversions per second can be used. However, they are limited to very short-term events, since 25 M words are available in 1 second. Typical memories, such as core or MOS, can't handle data at such a high speed, so special high-speed buffers, built with ECL (emitter-coupled logic), must be used. To interface the high-speed converter with the ECL, a complex circuit is needed (Fig. 4).

The circuit is similar to that used in Fig. 2a; however, a separate 250-MHz clock must be used and the buffer memory must be large enough to hold the samples. Once data are in the buffer memory, they can be transferred to the main memory and then be processed at a slower rate.

An a/d can also be used to measure the width of pulses or the time between them. If an a/d is combined with a stable clock, it can monitor a pulse train. By counting the conversions, you can then determine how long the pulses are. The flow chart for this is in Fig. 5.



Designing with microprocessors instead of wired logic asks more of designers

When engineers accustomed to hardware logic gates tackle a job with the new microprocessors—as they're almost sure to do sooner or later—they'll need to know some of these programing techniques

by Bruce Gladstone, *Varitel Inc., Sherman Oaks, Calif.*

☐ The microprocessors recently introduced by various semiconductor companies foreshadow wide changes in the design of many electronic products and systems. These miniature computers substitute programing for logic design—an alternative that seems to surface for all but tiny specialized systems and ultrahigh-speed systems. The primary advantage of microprocessors is the short design turnaround time they make possible.

But to realize this advantage, as well as the corollary advantages of easy field alterations and inexpensive customizing, the logic or system designer will need to use new tools—some of which may be unfamiliar to him. Thus, instead of gate networks, he will use masks, comparisons, and jumps; and instead of time delays, he will use circulating loops.

Basically a microprocessor is no more—and no less—than a full-fledged processing unit essentially like the processor at the center of any computer system of any size. It has three major differences from a conventional processor: it is fabricated entirely as one integrated circuit or as a small number of such circuits; it is relatively slow, compared to most minicomputers, partly to enable its fabrication as an IC; and it sells for $300 or less. Required with the microprocessor in any working system are a read-write memory for data, another memory—possibly read/write but usually read-only—for a program, and circuits for obtaining access to limited-performance input/output gear. Generally, these periph-

eral circuits, each on its own IC, are used in larger quantities than the microprocessors, so that the working system fills up one or more good-sized printed-circuit boards.

When a designer uses a microprocessor instead of hard-wired logic, he determines the system functions by a program—a sequence of instructions—stored in a memory. If he uses a read-only memory, the program is immune to inadvertent alteration. Replacing the program can completely alter the function of the machine that contains the microprocessor.

Using a genuine read-only memory, of course, would run counter to the flexibility advantages of using a microprocessor, except in large-volume applications. But using a programable read-only memory, or better yet, a reprogramable read-only memory, allows an existing system to be altered quickly—in a matter of hours. As a result, a manufacturer can become much more responsive to his market.

Microprocessor characteristics

The most significant characteristics of today's microprocessors (not counting calculator sets and serial processors) are their speed, addressing modes, interrupt capabilities, and the number of internal registers. These and other characteristics are summarized in the table on this page.

The value of speed, in those applications that require it, is obvious. (Some techniques for speeding up the slower microprocessors are described later.) The more addressing modes and the more internal registers that are present in the microprocessors, the less external

TABLE 1 MICROPROCESSOR CHARACTERISTICS

		Intel MCS-4	Rockwell PPS	Intel MCS-8	Intel 8080	Signetics PIP	National GPC/P	AMI 7300
Word size (bits)		4	4	8	8	8	4 16	8
Instruction time (microseconds)		10 8 – 21 6	5 – 10	7.5–22.5 12–44 (Note 1)	2–8	<5 – <10	3 3 – 9 6	4- 32 (Note 2)
Memory size	Pgm	4,096 bytes	16,384 bytes	16,384 bytes	65,536 bytes	8,192 bytes	65,536 bytes	4,096 words (Note 4)
	Data	1280 nibbles (Note 3)	8,192 nibbles (Note 3)					65,536 bytes
No. of instructions		45	54	48	48+	64	Micro program	Micro program
Interrupt capability		Reset to 0 only	None	1 level vector to 8 locations	Multi-level vector to 8 locations	1 level stack to store machine state	1 level stack to store machine state (Note 5)	3 level
Address modes		Pointer Indirect Immediate Register	Pointer Immediate	Pointer Immediate Register	Pointer Immediate Register	Direct Indirect Relative Immediate Register Indexed	Direct Indirect Relative Immediate Register Indexed	Direct Indirect Relative Immediate Register Indexed
Registers		16 x 4 bits pc + 3 stack	2 x 4 bits pc + 2 stack 1 pointer	5 x 8 bits pc + 7 stack 1 pointer	5 x 8 bits pc + unlimited stack 1 pointer (Note 6)	4 x 8 bits pc + 7 stack	4 x 16 bits pc + 16 stack (Note 7)	16 x 8 bits pc + 32 x 8 stack (Note 7)
RAM & ROM		Special or standard (Note 8)	Special	Standard	Standard	Standard	Standard	Standard and special microprogram
TTL chips		Clock only	None	20–40	Clock & buffers	4–6	15–20	Clock & buffers

Notes
(1) 8008 1 instruction times are 0 6 x (8008 instruction times)
(2) Executes microinstructions from 512 x 22 microprogramed ROM at 4 μs/microinstruction
(3) One nibble = 4 bits = ½ byte
(4) Microprogram
(5) Conditional jump MUX external to chips allows 2 level interrupt very simply
(6) Pc stack is stored in main memory and is accessible to programer
(7) Stack is general purpose to store pc, registers, and flags
(8) 4008 & 4009 chips allow easy interface to standard RAM & ROM

memory capacity is likely to be required. The requirement for external memory is important because, in most systems, the memory cost dominates all other considerations. If the microprocessor can handle interrupts, it can perform more than one task at a time, and it can also do single tasks more quickly because it can overlap processing and input/output.

Many microprocessors, as indicated in the table, have a pointer-address mode. This permits a machine with a short word length to address a large memory array. And because such large arrays may require more bits in an address representation than can be contained in an instruction word, the address is kept in a special register or pair of registers preloaded by an instruction in the program. Subsequent instructions then refer to locations in the memory, which are addressed by the contents of the pointer register. However, the preloading instruction adds to the overhead in machine operation, reducing the over-all performance.

Some microprocessors also have immediate and indirect-address modes. These modes are to be distinguished from direct addressing—the simplest and most common. In any processor, an instruction word consists of an operation code (op code) and an operand code (that which is to be operated upon). When the operand code is a direct address, the processor executes the instruction on data in the location specified by that address (Fig. 1). When the operand code is an immediate address, the processor executes the instruction on the operand code itself. And when the operand code is an indirect address, the processor executes the instruction on data found at the address specified by the operand.

Indirect addressing and pointer addressing are similar, except that the address pointer is in an internal register instead of in a main-memory location. The particular mode of address is identified by the op code itself or by a flag bit associated with the op code.

Indirect addressing is a powerful tool in all software systems. It's particularly powerful in minicomputers, where the limited word length prevents direct access to more than a small part of the memory, and for the same reason, it can be equally powerful in microprocessors.

Some microprocessors are microprogramed—that is, their control sequences are stored in read-only memories in the same way as object programs, which determine each machine's function. These microprograms are functionally similar to those used in large machines and minicomputers, in which, during the last few years, they have largely replaced hard-wired control.

Available software is an important aspects of the use of microprocessors. Writing a program in machine language (directly in binary notation) is—like walking from Portland, Maine, to Portland, Ore.—not impossible, but exceedingly difficult. At the very least, an assembler or cross-assembler is necessary to convert a program written in a symbolic language into machine language. Even new assemblers are written in symbolic notation.

An assembler is executed on the same machine that is to run the object program; a cross-assembler would be executed on a different machine—most likely a minicomputer—but would produce a machine-language program that is executable on the microprocessor. Simulators, debuggers, and canned subroutines are other desirable software packages. Here, a microprogramed



1. Address modes. Three ways of addressing memory are in common use, and some microprocessors use all three. Direct mode is the simplest, immediate is handy when working with constants, and indirect often simplifies the handling of subroutines.



2. Sequential test. An external signal can be identified and used to trigger an internal routine by comparing it successively with several test words. A match causes a program jump out of comparing sequence to a subroutine that processes the external signal.



3. Indirect jump. To simplify the task of locating a subroutine, sometimes an incoming signal can itself identify the location, and the program jumps indirectly to the subroutine via the input buffer.



4. Logic operations. These instructions can be used to mask certain unwanted bits in a register or to generate signals that are to be sent outside the microprocessor

microprocessor has a distinct advantage—because the microprogram can be recast to make one machine emulate another, the microprocessor may be able to utilize existing software at minimal cost.

Design tools

Logic designers are accustomed to using a number of standard tools, including gate networks, time delays, counters, and discrete input/output controls. Each of these has its counterpart in a microprocessor program, but applying the programed counterparts by rote may yield an uneconomical solution to a design problem. However, careful analysis of requirements and knowledge of microprocessor programing techniques will simplify design of an optimum system.

For example, programed logic is time-shared—it works only when the program reaches a particular point in its execution. But gate networks are always available; when the correct combination of inputs appears, they generate outputs, whether the rest of the system is ready for them or not.

Gate networks consist of ANDs, ORs, and NOTs; their inputs combine in the way determined by the combination of logic blocks to produce either an output from the

Features of microprocessors

Two widely used microprocessors are the Intel 4-bit MCS-4 and 8-bit MCS-8 chip sets, which can be put together in various combinations to produce systems of different capabilities.[2,3] The processor chips in these two sets are, respectively, the 4004 and the 8008, for which several program routines are listed in this article. To make these routines more intelligible, brief functional descriptions of these two chips follow.

The Intel 4004 contains five functional sections: an address register and stack with an address incrementing circuit, a set of 16 4-bit registers for indexing and general-purpose temporary storage, a 4-bit arithmetic and logic unit, an 8-bit instruction register and decoder, and peripheral circuitry.

The 16-bit registers and the instruction register are the most important sections in the present context. The index registers can be used either singly for temporary storage during computations, or in pairs to address memory and to store data fetched from the read-only memory.

The 8-bit instruction register can hold at any one time a 4-bit operation code and a 4-bit operand. Some instructions in the 4004 are of double length (16 bits instead of 8), have multiple operands, and are stored in successive read-only memory locations; they take two system cycles for execution instead of one.

The 4004 has a total of 45 instructions in its repertoire, plus a no-operation dummy instruction that uses up one instruction cycle but doesn't do anything. The 4-bit operand code in an instruction can specify, among other things, one of the 16 individual registers, or, with 3 bits, one of the eight register pairs. The upper end (most significant bits) of the register pair is the same as one of the even-numbered individual registers.

The Intel 8008 contains four functional sections: an instruction register, a local memory, an arithmetic-logic unit, and input/output buffers. The arithmetic-logic unit includes four control flip-flops—carry, zero, sign, and parity—which indicate conditions that arise during each instruction execution and are the basis for executing subsequent conditional jumps.

Part of the local memory consists of seven 8-bit registers. Of these, one, designated A, is the accumulator, which contains one of the operands and the result of every arithmetic operation. Four others, registers B, C, D, and E, may be used for any temporary storage, while the remaining two, registers H and L, contain respectively the high- and low-order bits of an indirect address in external memory. (Because external memory is limited to 16,384 words, addressed by 14 bits, register H in this application contains only 6 bits.)

processor itself or an alteration in the execution of the program. These functions are executed in a microprocessor by three basic operators—MASK, COMPARE, and JUMP. (A specific microprocessor may not have these particular instructions, but it should be able to execute their equivalent in some form.) The MASK excludes from subsequent operations any bits in an operand that are unwanted or are optional or "don't-care" bits, the COMPARE matches the operand against another bit pattern, and the JUMP transfers the sequence of instructions being executed in the program to one that will perform the desired action as a result of the COMPARE operation.

Instructions are ordinarily executed directly in sequence, as they occur in the program; this sequential operation continues undisturbed if, for example, the match attempted in a COMPARE is unsuccessful. But if the match succeeds, the operation executed after the JUMP (second operation after the COMPARE) is not the one immediately following the JUMP (Fig. 2) Here the microprocessor receives a signal from the outside world. This signal may be a pulse or level on a single wire, a series of pulses placed in order in a shift register to create a processor word, or a word received simultaneously in parallel on a group of wires.

This input, in whatever form, is compared successively with each of several previously stored words in the memory. Whenever any comparison shows that the input and a stored word are equal, the program, instead of executing the next comparison, jumps directly to a sub-routine stored elsewhere in the memory. The address of the beginning of this subroutine is the JUMP instruction's operand. Although the diagram doesn't show it, in many applications the subroutine would return to the next comparison at its completion.

In an alternative procedure (Fig 3), the input signal, whatever its nature, causes an indirect jump to the proper subroutine. The input signal loads an address in a particular location in the memory, which is not the location of the JUMP instruction. Then, following a successful comparison, the program jumps indirectly to the subroutine via this intermediate location.

TABLE 2 JUMP INDIRECT ROUTINE

Mnemonic	Operand	Action
FIM	1P 2	FETCH IMMEDIATE, A TWO-WORD INSTRUCTION; TRANSFERS CONTENTS OF 2ND WORD TO REGISTER PAIR SPECIFIED BY OPERAND IN FIRST WORD. (P IN AN OPERAND DESIGNATES A REGISTER PAIR.) HERE REGISTER PAIR 1 IS LOADED WITH THE NUMBER 2 -- AN ARBITRARY NUMBER THAT DEPENDS ON PREVIOUS ACTIONS IN A PROGRAM OF WHICH THIS ROUTINE IS A PART.
SRC	1P	SEND REGISTER CONTROL; ADDRESSES THE READ-ONLY OR READ-WRITE MEMORY WITH THE CONTENTS OF THE REGISTER PAIR SPECIFIED. HERE PAIR 1 IS SPECIFIED; SINCE PAIR 1 WAS PREVIOUSLY LOADED WITH THE NUMBER 2, MEMORY LOCATION 2 IS CALLED FOR.
RDR		READ DATA FROM THE SELECTED MEMORY LOCATION INTO THE ACCUMULATOR.
XCH	4	EXCHANGE THE CONTENTS OF THE ACCUMULATOR AND THE INDEX REGISTER SPECIFIED. HERE REGISTER 4 IS SPECIFIED; IT IS THE UPPER HALF OF PAIR 2. THUS WHATEVER WAS READ FROM MEMORY IS NOW IN REGISTER 4.
JIN	2P	JUMP INDIRECT TO THE ADDRESS CONTAINED IN REGISTER PAIR SPECIFILD -- HERE PAIR 2. PAIR 2 COMPRISES REGISTERS 4 AND 5; SINCE REGISTER 4 CONTAINS A NUMBER BROUGHT FROM MEMORY, AND REGISTER 5 IS EMPTY, PAIR 2 CONTAINS A MULTIPLE OF 16. THE JUMP IS TO THE BEGINNING OF A 16-WORD SUBROUTINE.

Logic operators

In some microprocessors, pure logic operators, corresponding to the gate functions of hardware logic, are available. These operators, usually the AND, OR, and exclusive-OR functions, are convenient to generate signals to be sent out from the microprocessor in response to incoming signals. (These functions are not to be confused with the AND, OR, and NOT of hardware logic.) In a program, the AND operator is the most straightforward way to perform the MASK function.

Logic operators retain 1 bits in a specified register where called for by logic 1 bits in the operand (Fig. 4)—in both the register and the operand for an AND, in either that register or the operand, or both, for an OR, and in either that register or the operand, but not both, for an exclusive-OR.

Not all microprocessors have all three of these logic operators in their instruction sets, but the designer will

TABLE 3 LOOPING ROUTINE - MULTIPLE WORD TEST

Mnemonic	Operand	Action
LCI		LOAD REGISTER IMMEDIATE (2 WORDS). HERE DATA FROM THE 2ND WORD OF INSTRUCTION IS PLACED IN REGISTER C.
LLI		THE SAME; REGISTER L.
LHI		THE SAME, REGISTER H.
INP	1	READ DATA SUPPLIED BY INPUT DEVICE 1 INTO ACCUMULATOR (REGISTER A).
NDM		FORM LOGIC "AND" OF MEMORY LOCATION SPECIFIED BY CONTENTS OF REGISTERS H&L WITH ACCUMULATOR.
INL		INCREMENT REGISTER L, TO SPECIFY LOCATION OF TEST WORD.
CPM		COMPARE CONTENTS OF MEMORY LOCATION SPECIFIED BY H&L WITH THE ACCUMULATOR, IF THEY ARE EQUAL, SET THE ZERO CONDITION FLIP-FLOP.
JTZ	MATCH	CONDITIONAL JUMP, A 3-WORD INSTRUCTION; JUMP TO INSTRUCTION (SYMBOLIC ADDRESS "MATCH") SPECIFIED BY 2ND AND 3RD WORDS OF THIS INSTRUCTION IF THE ZERO FLIP-FLOP IS ON.
DCC		DECREMENT REGISTER C; IF RESULT IS ZERO, SET THE ZERO FLIP-FLOP.
JTZ	NMATCH	CONDITIONAL JUMP TO THE FIRST INSTRUCTION (SYMBOLIC ADDRESS "NMATCH") OF NEXT ROUTINE.
INL		INCREMENT REGISTER L AGAIN.
JMP	*-12	UNCONDITIONAL JUMP, A 3-WORD INSTRUCTION, TO THE ADDRESS SPECIFIED BY THE 2ND AND 3RD WORDS; * MEANS THIS INSTRUCTION AND *-12 MEANS THE INSTRUCTION 12 WORDS BACK -- THE "INP" INSTRUCTION.

Mnemonic	Operand	Action
FIM	OP 12	FETCH IMMEDIATE (2 WORDS). LOADS 2ND WORD OF INSTRUCTION -- 12 -- INTO REGISTER PAIR SPECIFIED -- PAIR 0.
ISZ	0 *	INCREMENT AND SKIP IF ZERO (2 WORDS). INCREMENT CONTENTS OF REGISTER SPECIFIED IN OPERAND OF FIRST WORD, AND IF THE RESULT IS 0, EXECUTE THE NEXT INSTRUCTION IN SEQUENCE (SKIPPING 2ND WORD OF THIS INSTRUCTION). IF THE RESULT IS NOT 0, JUMP TO THE ADDRESS SPECIFIED IN THE 2ND WORD. HERE THAT ADDRESS IS THIS INSTRUCTION'S OWN, INDICATED BY *, SO IT KEEPS JUMPING BACK TO ITSELF UNTIL REGISTER 0 AGAIN CONTAINS 0 -- 16 REPETITIONS.
ISZ	1 *-2	INCREMENT AND SKIP IF 0 (2 WORDS). THIS HAPPENS JUST ONCE BEFORE RETURNING TO THE PREVIOUS ISZ FOR 16 MORE REPEATS, AND FOUR TIMES BEFORE EXITING PERMANENTLY -- A TOTAL OF 64 STEPS IN THE DOUBLE LOOP.
BBL	0	BRANCH BACK AND LOAD; THE OPERAND IS PLACED IN THE ACCUMULATOR. THIS RETURNS TO THE ROUTINE DELAYED BY THIS DOUBLE LOOP; THE 0 OPERAND CLEARS THE ACCUMULATOR.

Mnemonic	Operand	Action
LAC		LOAD ACCUMULATOR WITH CONTENTS OF REGISTER C.
LLI		LOAD REGISTER IMMEDIATE; 2ND WORD OF THIS INSTRUCTION TO REGISTER L.
LHI		SAME; REGISTER H. L&H NOW CONTAIN THE ADDRESS OF THE LAMP-BANK IMAGE IN THE MEMORY.
ORM		FORM LOGIC "OR" OF MEMORY LOCATION SPECIFIED BY REGISTERS H&L WITH THE ACCUMULATOR. LOCATION CONTAINS LAMP-BANK IMAGE.
NDD		FORM LOGIC "AND" OF REGISTER D WITH THE ACCUMULATOR.
LMA		MOVE CONTENTS OF ACCUMULATOR INTO MEMORY LOCATION M (SPECIFIED BY H&L) THIS IS THE NEW IMAGE OF THE LAMP-BANK.
LAI	4	LOAD ACCUMULATOR WITH CONTENTS OF 2ND WORD OF THIS INSTRUCTION -- THE NUMBER 4.
OUT	ADD	MOVE CONTENTS OF ACCUMULATOR TO OUTPUT CHANNEL, IDENTIFYING THE DEVICE FOR A SUBSEQUENT OUTPUT OPERATION. THE DEVICE IS THE LAMP-BANK.
LAM		MOVE MEMORY LOCATION M INTO THE ACCUMULATOR. THIS BRINGS OUT THE NEW IMAGE OF THE LAMP-BANK AGAIN
OUT	WR	MOVE CONTENTS OF ACCUMULATOR ONTO PREVIOUSLY SELECTED OUTPUT CHANNEL, THUS ALTERING THE CONDITION OF THE LAMP-BANK TO MATCH THE NEW IMAGE IN MEMORY LOCATION M.

soon find that at some cost in memory space and running time, almost any operator not explicitly included can be made up from available instructions. Because of this cost, implementing the gate functions is likely to be more economical in hardware outside the microprocessor than in the program, if their outputs are required externally. These functions pay off, however, if there is some regularity in the task they perform—for example, if one group of bits is to be compared to many test words.

In some microprocessors, this multiple comparison can be programed very compactly. For example, in the Intel 4004, the contents of any memory location can be loaded into a general-purpose register, which is specified in a JUMP INDIRECT instruction. Thus, data can modify the flow of instructions, and a multiple branch is no more than a simple procedure of looking up numbers in a table.

The routine (Table 2) requires only five instructions occupying six words. Four instructions identify the memory location—in this case an input/output device—and they bring data from that location into the accumulator and then put it into an even-numbered register—one of 16 4-bit registers in the 4004 that can also be addressed as eight 8-bit register pairs. Each even-numbered register is the upper half of a register pair, so that loading anything into an even-numbered register and leaving 0s in the lower half is equivalent to loading a multiple of 16 into the register pair. The last instruction in the routine is the JUMP INDIRECT, which refers to the register pair for the address of its destination—the beginning of a 16-byte subroutine. A maximum of 16 such subroutines can be selected.

Programed AND-OR

Another very useful technique in microprocessor programing is the use of a routine that branches back to itself in a continuous loop, together with a provision to count or otherwise limit the number of times the program executes the loop. (Without such a provision, the processor will continue executing the looped program indefinitely—chasing its tail, so to speak.)

The equivalent of an extensive hardware AND-OR network can be implemented with a looped program. Using the Intel 8008, the program (Table 3) can be written in 12 instructions occupying 21 words, only 15 of which are actually part of the loop.

First, the number of times the loop is to be executed is entered in one of the general-purpose registers; this corresponds to the number of AND gates in the hardware equivalent. Each pass through the loop brings an 8-bit word into the accumulator register, masks out any unwanted bits in that word, and compares it with a test word previously stored in the memory

For each input word, the mask and the test word are stored in adjacent locations in the memory Masks and tests for successive inputs are stored in successive pairs of locations. Thus, after specifying the number of passes through the loop, a pair of general-purpose registers is loaded with the address of the mask to be applied to the first input (one register can't hold a complete address) Then the program enters the loop for the first p...

During each pass the program fetches an input word, forms the logic AND of that word with the mask in memory, and compares the result with the test word next to the mask. If the two match, the program branches to a routine to process the input word If the match is unsuccessful, the loop counter is decremented

by 1 and tested to find out if it now contains 0. If it does, the loop has been executed the prescribed number of times, and the program branches to another task; if not, the two pointer registers that track the masks and test words are incremented, and the program goes back to fetch another input word.

Looping is also the obvious way to generate time delays. For example, to program a delay with the Intel 4004, a four-instruction seven-word routine (Table 4) can be used. Initially, the number 12 is loaded into register pair 0, which then contains 0000 1100. (In fact, the number is in the single register 1, while register 0—the upper half of pair 0—contains four 0s.) A one-instruction loop then increments register 0 over and over again, testing the contents each time until the register again contains 0000—a total of 16 steps. Another single instruction then increments register 1 once and returns to the one-instruction loop, unless the increment has placed four 0s in register 1.

Because register 1 initially contains 12, it is incremented four times—each time preceded by 16 repetitions of the incrementing of register 0; therefore, a total of 64 incrementing steps are taken by these two instructions alone. Finally, when register 1 turns up with contents 0000, the program returns to the routine that has been waiting for the completion of this time-delay loop—perhaps to permit some mechanical operation to take place. As described here, the delay is slightly more than 1.5 milliseconds, but it can be set to any amount by changing the numbers loaded into the registers and fine-tuned to a certain extent by inserting dummy instructions (no-ops) in the routine. A no-op uses up one instruction cycle—10.8 microseconds in the 4004—but doesn't do anything.

Input-output images

In designing such logic systems as digital controllers, sensing discrete conditions and generating discrete outputs are important. The conditions include switch closures, status bits, and the like. Typical outputs perform such functions as lighting lamps and energizing relays, tasks that data-processing systems rarely perform.

A microprocessor controls and monitors these signals in a unique way—it maintains an image of them in its memory. For example, one 8-bit word can sense eight status lines, treating each input signal as new data to be read and stored in one bit position of the word. And by programed bit manipulation, another word can control the lighting of eight lamps.

For instance, a program to light lamp No. 3 and extinguish lamp No. 4 in a bank of eight lamps can be written for the Intel 8008 with 10 instructions that occupy 13 words. The program (Table 5) assumes that one general-purpose register—say, register C—has previously been loaded with 0000 0100, which identifies lamp 3 (counting from the right) as the one to be turned on, while another register, D, contains 1111 0111 to point out lamp 4 as the one to be turned off; a location in memory contains an image of the bank of eight lamps, with their prior on-off status.

The contents of register C are first loaded into the accumulator, where the logic OR is formed with the image of the bank of lamps, and then the logic AND is formed with the contents of register D. The OR operation leaves a 1 in the accumulator for each lamp that should be on at the end of the routine; the AND leaves a 0 for all lamps that should be off. Because the accumulator contained only a single 1 bit before these two logic steps, only one lamp changes from 0 to 1; and since register D contains only one 0, only one lamp changes from 1 to 0.

Now the accumulator contains the updated image of the bank of lamps, which is stored back in the main memory temporarily, while the address of the actual bank is sent out through the output port. The image is then brought back into the accumulator and sent out after the address to switch the lamps.

Functions like these can be implemented with a small input/output card or subassembly containing two 8-bit registers. One of these, an input register, stores changes in external conditions that are to be sensed, and input commands transfer its contents, as required, into memory. Similarly, output commands transfer data into the other register, from which output signals can be generated as needed.

Designing systems around microprocessors

Electronic lock illustrates power of chip set to handle complex operations; adding such capabilities as I/O controllers and interrupts can expand a system

Translating logic-gate networks into program sequences, as described in the previous section of this article, is the first step toward a microprocessor-based system—but only the first step. Program sequences must then be gathered into a completed design that will perform the desired function.

An example shows how to accomplish this conversion. The logic design is an electronic lock—the buzzer type often used in apartment houses, banks, and other secure areas—with a sequential combination instead of a simple button. In its standby state, the lock is closed. To open it, a button is pressed, starting the sequence. After a short time delay—a few seconds—a light begins to flash on and off at a low frequency, several seconds for each half-cycle. During each half-cycle, the button must again be pressed a prescribed number of times. If the sequence is executed correctly, a signal energizes the lock and opens it one half-cycle later, and then the circuitry returns to its standby state, reclosing the lock. A mistake in the sequence returns the circuit to standby without opening the lock.

For a half-cycle time of 4 seconds and a combination of 3-6-5—the number of times the button is pressed during each half-cycle—the state diagram appears in Fig. 5. This diagram defines the successive states the sequential circuit must occupy, and it is the starting point for either



5. Electronic lock. Lock opens only when button has been pressed the correct number of times during three successive time periods. Its operation is described in this state diagram, which is the starting point for either a hardware or a programed design.

a hardware-logic design or a microprocessor program.

Because the diagram contains eight states, the sequential logic would require a minimum of three flip-flops, which together have eight combinations of on and off. The system control also would require input and output gates for these flip-flops, a four-stage binary counter, four more flip-flops, and a decoder, although all of these can be obtained as small- or medium-scale integrated circuits.

Another flip-flop or latch circuit is necessary to take the inevitable "bounce" out of the pushbutton contacts. Beyond these are a clock, which would be most easily made from an oscillator running at a kilohertz or so and another counter—more flip-flops—to divide the oscillator output down to the fractional-hertz level.

Finally, either the combination must be fixed when the lock circuit is put together, which calls for a rewiring job to change the combination, or additional complications— such as rotary switches on the protected side of the locked door—would have to be included in the design. (Driver circuits for the lamp and the electric lock are also required, but the microprocessor design will require them too.)

This list of parts that the electronic lock would require—nearly a dozen packages of small-scale and medium-scale integrated circuits—is intended to emphasize its complexity if it is designed with hardware logic. On the other hand, it is quite simple if programed for a microprocessor, which has its own counting capability.

In the Intel 8008 microprocessor, for example, the controller requires only an 85-byte program, for which a flow chart is shown in Fig. 6. The program can be stored in either an alterable or a read-only memory. In a ROM, at about 2 cents per byte, the incremental cost is $1.70.



6. Counting signals. The sequence of events in the electronic lock is defined in this flow chart, which describes exactly what happens from the internal viewpoint, as opposed to the external view, of the state diagram. Blocks in the flow chart are readily translated into a program routine in any machine code or symbolic code.

Furthermore, the combination can be changed simply by reprograming. The new program could be stored in a read-only memory, to be inserted in place of the old one, or in an alterable memory that is reloaded. In the same way, more complex combinations or additional functions can be added through programing.

Thus, new functions are inexpensive, once the basic cost of the microprocessor has been paid, and the hardware logic diagram shows why the microprocessor is so powerful. The most important parts of the electronic lock are the 16-line decoder and the gate elements that compare the decoder outputs with the previous state of the three sequential-logic flip-flops. But the bulk of the logic is in the counter itself, and the microprocessor can generate any counter sequence trivially—that is, the program itself is the counter.

Input/output controllers

To do anything useful, any processor, micro or otherwise, must have one or more input/output devices connected to it so that it can acquire data to process and it can dispose of the results. I/O devices may be as simple as lamps and switches or as complex as disk storage units, but for microprocessors, they fall generally into three distinct groups: serial-bit-stream devices, single-character devices, and block-transfer devices. The first class is not discussed further here because, for those devices, the microprocessor is its own I/O controller, but for the other two classes, external control logic is required.

Many designs for I/O systems are possible, and there are many tradeoffs between cost, speed, number of lines serviced, and so on. But all controllers share four common functions: buffering, address-recognition, command-decoding, and timing and control. All these functions can be included in a rather simple design.

Buffering is necessary in the path along which data is transferred in either direction between an I/O device and the microprocessor because the two units have separate clocks and therefore are not synchronized. Synchronizing, or equivalently controlling the I/O unit from the microprocessor clock, is not advisable because the connection between the two units may be lengthy and therefore subject to difficulties with noise and delays.

Address-recognition is necessary when (as is usually the case) more than one I/O unit is used with a microprocessor. Command-decoding is necessary for I/O devices that are capable of actions other than the transfer of data—for example, rewinding a tape drive. Finally, all of these functions require timing and control.

For a typical microprocessor system, the controller diagramed in Fig. 7 provides all four functions. It includes three buffer registers, which store input data, output data, and device status. A typical write sequence involves four steps:

First, the microprocessor sends out the address of the device in which it wants to write. This address travels along a common bus that also carries data, and serves the memory, as well as the I/O system. Therefore, the address is accompanied on separate lines by an address-command and an I/O request. The address-command identifies the signals on the bus as an address, and the I/O request directs it to the controllers instead of to the memory. A synchronizing signal strobes the address into the selected controller and effectively establishes a temporary link between the separate clocks of the microprocessor and the controller at the moment the address is transferred.

Second, the addressed controller sets its address flip-flop, which generates a ready signal to the microprocessor. All the signals sent out by the microprocessor went to all the controllers, but the address identified only one of them. That controller, with ready signal, thus acknowledges receipt of the address command and indicates that it is in a condition to begin operation.

Third, the microprocessor sends out a write command and a word or block of data—again with an I/O request and a synchronizing pulse. Only the previously selected controller responds to these signals. The data goes to the controller's storage register, and it returns another ready signal. The data goes to the controller on the same lines as the address, but the write command identifies it as data instead of an address. This step may be repeated as many times as needed to complete the write operation, and between write steps, the controller forwards the data to the device it is operating.

Finally, the microprocessor sends out another address command to select a different controller. This resets the address flip-flop in the previously selected controller and takes it out of operation until it is again selected.

The first two steps of a read sequence are the same as those for write. But in the third step, the read command goes out, and the microprocessor waits for data to come back. The presence of data on the lines for the microprocessor to accept is announced by a ready signal. This cycle can be repeated as many times as needed—until a new controller is selected.

Generally, a read operation requires a delay while the mechanical device providing the data accelerates to its normal operating speed. The microprocessor can also request the controller to transfer its status information into the memory—an operation essentially identical to a read, except for the delay. The status is always immediately available in the controller, and finding it involves no mechanical processes.

Figure 7 shows the four commands—READ, WRITE, ADDRESS, and STATUS—as coming to the controller on four different lines. These could be encoded on two lines, or the four lines could be encoded with as many as 12 more commands if the I/O functions are to be expanded.

Interrupt

One such expansion might be the addition of interrupt capability to the system. In the example of the electronic combination lock, a loop at the start of the programed sequence represents the standby state. While in this loop, the microprocessor effectively runs around in circles waiting for something to happen—for someone to push the button. Similar standby loops are often incorporated in programs, but if the events they wait for are infrequent—less than once every 50 instructions or every 100 to 1,000 microseconds—the microprocessor could be doing useful work while waiting for the external event. That event must be able to cause the microprocessor to change its course of action. This capability,



7. Input/output controller. This simple assembly provides all basic functions of any controller: buffering, address recognition, command decoding, timing, and control. These functions are required, regardless of its speed or how many lines it services.

available on some microprocessors, is called interrupt.

Interrupt is especially valuable in communications applications. Since the microprocessor often has no control over when data is to be transmitted or received, the capability to work while waiting is desirable.

Resolving an interrupt is a rather complicated procedure. First of all, once an interrupt has been recognized, the microprocessor can't afford to recognize any others until the first one is out of the way. (In large computers, interrupt priorities are sometimes installed so that a high-priority interrupt can bump a low-priority interrupt. Such complex design seems undesirable with microprocessors at present.)

Second, before the microprocessor can process an interrupt, it has to store its own state— that is, effectively to take note of where it was when it was interrupted so that it can pick up where it left off after the interrupt processing is finished. This involves transferring into a reserved part of the memory the instruction counter, which identifies the next instruction, the contents of the accumulator, and other key registers and flip-flops. The existence of only one such reserved area is the reason for recognizing only one interrupt at a time.

In general, the implementation of an interrupt system consists of replacing the wait loop in the program with an equivalent loop in hardware, which tests for the presence of an interrupt at regular intervals during machine operation. For example, the test might occur just before every instruction fetch so that the fetch is blocked if an interrupt has occurred.

An interrupt-processing routine is shown in the flow chart in Fig. 8. The degree of complication varies widely from one microprocessor to another--some have processing interrupts that are more automatic than others. For example, the National Semiconductor GPC/P has a stack memory that can completely store the machine state in only five instructions. This highly efficient technique qualifies the GPC/P for excellent real-time process control.

Daisy-chain signal

After disabling further interrupts, as described previously, the microprocessor must acknowledge the current interrupt and determine its source. For this purpose, the interrupt-acknowledge line passes through all controllers in a "daisy-chain" fashion— the acknowledge signal passes from each one to the next until the source of the interrupt stops it. By this means, I/O priority is established by proximity to the microprocessor. Arrival of the interrupt-acknowledge signal triggers the sending by the controller to the microprocessor of its address, from which the microprocessor determines the location

of the routine to service the interrupt. In some systems, the controller can send, not its own address, but the actual address of the routine, so that the microprocessor can reach the routine via an indirect jump instruction; this is called a vectored interrupt.

In all interrupt routines, the machine state must be stored before anything else happens. Then, after much ado, the interrupt itself can be processed. When it is finished, the previous steps must be undone—the machine state is restored, and the interrupts are re-enabled. Depending on how the word "disabled" is defined, new interrupts that occurred during the previous interrupt process may have been ignored totally, or they may merely have been kept waiting. In a completely interrupt-oriented system, when re-enabled, the disabling signal can start the whole interrupt-resolving cycle again before the microprocessor can get back to its main routine. If such new interrupts are unlikely, the microprocessor may get an automatic chance to execute one more instruction in its main program before checking again for interrupts.



8. Sleeve puller. A microprocessor need not stand idle while waiting for an external event—if it can keep track of what it was doing when the event finally occurs. This flow chart outlines how it can mark its place in a secondary routine while processing an interrupt.

By adding the logic shown in Fig. 9, the previously described I/O controller can be easily modified to work on an interrupt basis. Usually the interrupt signal is the result of something that happens in the controlled I/O device, although it can be an event in the controller itself. Either way, the signal sets the flip-flop FF_1, and sends an interrupt request to the microprocessor. The microprocessor's acknowledgment passes, daisy-chain fashion, through all controllers via gate G until it reaches the one that originated the request, where G is blocked by the ON state of FF_1. The trailing edge of the acknowledge pulse resets FF_1, and the turning-off action sets another flip-flop, FF_2, which, in turn, opens gates admitting the controller's address to the data lines. FF_2 also generates a ready signal to the microprocessor, and the ready, delayed, turns off FF_2.

When interrupts aren't wanted

Because the entire process of handling interrupts may require many hundreds of microseconds, external events that occur, on the average, more than once every 4 or 5 milliseconds, will severely impede the main program if they depend on interrupts to obtain service. Therefore, if progress in the main program is important, or if many interrupts are expected, another technique should be used to service the external events.

An example of a process that can't depend on an interrupt for service is the refreshing of a cathode-ray-tube display. Suppose that the display has a capacity of 30 lines at 60 characters per line—a total of 1,800 characters to be refreshed 60 times per second. Refreshing requires 108,000 characters per second to be delivered to the display, or one character every 9.2 microseconds.

Many high-speed I/O processes, such as the preceding example, can tolerate relatively slow processing if the



9. Additional logic. These logic blocks must be added to the simple input/output controller of Fig. 6 to enable it to handle interrupts.

data transfer to and from the unit can be fast. These processes can therefore make use of a direct memory-access channel, or DMA, the next step up in complexity and performance from a simple interrupt.

A DMA channel in a microprocessor system requires a few more controls than those in the individual I/O-device controllers, which are not affected directly by their connection through a channel to memory instead of to the processor. The microprocessor obtains access to its own memory through these channel controls in the same way that the input/output controllers do, and, since conflicts can arise, the channel's main function is to detect and resolve them. They are less likely to occur with microprocessors than with minicomputers and large computers, however, because the microprocessor usually runs slower than its memory, not faster. Conflicts in systems of any size are always resolved in favor of the input/output, because the device is usually in mechanical motion and can't afford much delay.

Once the channel is under way, the channel controller takes over the task of selecting addresses, I/O sequences, and data handling. As a result, both I/O and processing operations are expedited—the first because it is limited only by the memory cycle rate, not the instruction rate, and the second because the microprocessor need not pause in its own work to run an I/O operation.

Block input/output

Channel input/output leads quite directly to block I/O, in which large blocks of data are transferred in or out of the microprocessor by a single command sequence. Additional logic in the I/O controller is required to work, not only with addresses in the main memory and addresses of individual devices, but also with addresses within the device—such as tracks and sectors on a disk drive, files on tape, and so on.

Three major elements (Fig. 10) must be added to a basic I/O controller to permit it to handle block input/output: an I/O device-address counter, a main-memory counter, and a block counter. At the start of an operation, the device-address counter is loaded with the device's internal address—such as the sector number—the main memory counter has the address to or from which the transfer of the block begins, and the block counter contains the number of blocks to be transferred. The first READ or WRITE command sets a BUSY flip-flop. As each word is transferred, the main-memory counter is incremented, and as each block is transferred, the block counter is decremented until it passes 0, generating a borrow signal. This signal resets the BUSY flip-flop and sends an interrupt signal to the microprocessor, which is thus informed that an I/O operation has been completed.

A drum-printer controller

The preceding sections have shown how a few common logic-design problems can be solved with a microprocessor, and how controllers for use with microprocessors can be easily and quickly designed. Many of these concepts can be combined in the design of a controller for a drum printer that takes advantage of a microprocessor to control the format of the data transfer



10. Block input/output. To transfer large blocks of data to or from memory, this logic is added to the basic input/output controller. It must not interfere with other microprocessor tasks, yet it must work with both internal device addresses and with memory.



11. Drum printer. Rotating drum carries complete alphabet on its surface, repeated for each printing position across page. Separate actuator-hammer pairs for each position press the paper against the drum to pick up the imprint as the desired character passes



12. Printer control. Microprocessor translates data from central processor into bits in map. These, in turn, identify the hammers to be actuated to print the data in the prescribed format. Two maps are used alternately; one fills with data while the other is printing.

between a larger central processor and the printer.

Microprocessors aren't suitable as controllers in every I/O application. For example, many magnetic-tape or disk units have data transfer rates that are far beyond the capabilities of any present or contemplated microprocessor. In fact, the fastest microprocessor on the market in 1973 was National Semiconductor GPC/P, capable of a maximum of about 30,000 bytes per second, and the eight-bit Intel 8080 is limited to about 60,000. But since disks and tapes routinely spew forth data at hundreds of thousands and even millions of bytes per second, controllers for these devices must be built out of conventional logic circuits, and high-speed ones at that—emitter-coupled logic, in many cases—using microprocessors at best within the controller for certain process-monitoring tasks that do not involve data-handling.

But other I/O systems and subsystems are well suited for control by a microprocessor—among them, data-communications channels using telephone lines, card readers and punches, tape cassettes, floppy disks, and drum printers.

A typical drum printer prints a maximum of 132 columns of characters from a 64-character set at 1,800 lines per minute. To achieve this level of performance, the machine contains a drum (Fig. 11) with 132 complete sets of 64 characters in circumferential columns, and like characters in each set are lined up along an axial row. Close to its surface is a bank of 132 electromechanical hammers that can be driven toward the drum as it spins on its axis. But between the hammers and the drum is the web of paper upon which the printed characters are to appear, plus an inked ribbon to record the imprints.

As the drum turns, its position is monitored by the controller. As each of its character slugs to be printed in the 132 positions of a line approaches a point opposite the corresponding hammer, the hammer is driven forward—timed in such a way that as it reaches the limit of its travel, it prints in the desired position by pinching the paper and the ribbon between it and the drum when the desired character slug is exactly opposite it. When the drum has made one complete revolution, a complete line has been printed on the paper, and the paper moves up into position for printing the next line. To allow time for paper movement, the characters do not fill the entire circumference of the drum.

One common controller design contains 132 6-bit counters. The controller translates the data in each printing position into a particular counting step. Such a straightforward but complex controller is not necessary when a microprocessor is employed.

Instead, the data to be printed is loaded in the form of a map into a large area of the microprocessor's main memory. This area can be visualized as a rectangular array of bit cells, 132 wide and 64 high (Fig. 12). Each 64-cell vertical column corresponds to one of the 132 printing positions on the paper, and each of the 64 cells in the column corresponds to one of the characters in that position on the drum. Two such maps in the memory enable the processor to fill one while a line is being printed from the other, and their roles are reversed for alternate lines of printing.

At 1,800 lines and 1,800 revolutions per minute, the drum makes one revolution in 1/30 second; during this interval the central processor must provide the map with up to 132 characters. This is 3,960 characters per second or one character every 252 microseconds—a data rate that is well within the capabilities of a microprocessor.

The microprocessor, working as a controller, uses simple arithmetic and masking instructions to translate data received from the central processor into bits placed in the map. The character to be printed identifies the bit

Cranking up the microprocessor

Now that the engineer has read how to apply microprocessors to every-day design problems, assume that he orders one—from Intel, or National, or anybody. The microprocessor has an adequate quantity of read-only and read-write memory and all the necessary extraneous parts. Now, suppose that the engineer writes a program to fit his application, and assume that the program is right the first time and that it's been put into a programable ROM connected to the microprocessor system. Now, how does he start the machine?

Large general-purpose computers always come with software that helps load programs into the memory and ensures that the computer starts running the program when it is turned on. This software is so cleverly designed that it seems to melt right into the scenery. The rules followed in writing the program may have been imposed, in part, by the computer hardware, but some of them were imposed by the software. However, the microprocessor doesn't have any software like this.

To start any processor, some kind of number must be loaded into the program counter, which will then indicate the first instruction in the program, and the processor clock has to be started. In Intel's 4004 microprocessor, this is brutally simple—an external line, when grounded, forces the program counter to 0, and when the ground is removed, the clock starts running. If the first instruction of the program has been placed in memory location 0, grounding the reset line makes the program counter point to that first instruction, and removing the ground starts the processor.

The 8008 is also simple to start, but the process is not quite so straightforward. Essentially, the machine can be made to execute an instruction that is not in the program, but which forces the program to jump to a location whose address is a multiple of 8. Any address between 0 and 56 can be used; if the first instruction of a program is in that location, the processor starts running as soon as the jump has been executed.

Other microprocessors also have similar simple means of starting.

cell in the column of 64, and sets that cell to 1; all other cells in that column remain 0s. Successive characters in the line set corresponding bits in successive columns in the map.

When the map has been filled with bits corresponding to data to be printed, the map turns to the control of the spinning drum. Once per revolution, the drum generates a synchronizing signal that says the first character in the set of 64 is in a position to be printed anywhere it may be required along the line—possibly, but improbably, in all 132 positions at once. This synchronizing signal sets a pointer at row 1 in the map. If any of the 132 bits in that row is 1, the hammer corresponding to the bit position fires to print the first character in the proper column. The pointer then is incremented to row 2 as the drum continues to rotate into the next character position. This process is repeated for all 64 rows in the map and all 64 print positions on the drum.

But in reading out these map cells, the microprocessor can take, say, 8 bits at a time (assuming that it is an Intel 8008 or similar system). Thus, to print in 132 character positions, the microprocessor can take 17 memory accesses—16 of 8 bits each and one of 4 bits. (A standard line length for printers is 132 characters, but unfortunately, 132 is not divisible by 8.)

Meanwhile, the spinning drum passes one of the 64 character positions in $1/30 \times 1/64 = 1/1{,}920$ second, or about 521 microseconds. However, during this period, for accurately aligned smudge-free printing, all the hammers that are to be pulsed to print a given character must be pulsed within a 66-μs window. This ratio of 66 to 521 represents a rather relaxed duty cycle for the printer mechanism, allowing plenty of time for the hammers to settle back into position after firing, but during the window, the microprocessor must peel off 17 8-bit bytes from the map—less than 4 μs per byte. To handle this data rate, the microprocessor must have a DMA channel.

This printer-control algorithm can be coded for the Intel 8008 microprocessor or the new 8080 with only 72 bytes in the program. The memory maps—two—require 2,176 bytes. The 8008 isn't fast enough to run the hypothetical printer, but it can handle about 500 lines per minute, a respectable speed for some applications. The 8080, on the other hand, can handle about 5,000 lines per minute.

In an actual application, of course, a full controller would be required—with other functions, such as sequencing, vertical forms control, and various alarm functions. But the basic simplicity of a controller built around a microprocessor is apparent.

This design has several important aspects. No gate-level logic design was necessary, and no state diagrams were used. Also, only slight program changes would be necessary to control a printer with a larger or smaller character set, a different input code from the central processor, or even a more complex printer, such as a chain printer. □

REFERENCES

1. John B. Peatman, "Design of Digital Systems," pp. 211-216 and secs. 6-6, 6-7, McGraw-Hill Book Co., 1972.
2. "MCS-4 Microcomputer Set User's Manual," Intel Corp., July 1972.
3. "8008 8-bit Parallel Central Processor Unit," Intel Corp., November 1972.

BIBLIOGRAPHY

"Product Description, General Purpose Controller/Processor (GPC/P) MOS/LSI System Kit," National Semiconductor Corp., March 1972.

W. H. Davidow, "General-Purpose Microcontrollers, Part 2: Design and Applications," Computer Design, August 1972, p. 69.

Michael Davis, "Processor Interrupt Scheme Speeds Response and Minimizes Overhead," EDN, Sept. 15, 1972, p. 49.

Gerald Lapidus, "MOS/LSI Launches the Low Cost Processor," IEEE Spectrum, November 1972, p. 33.

Yaohan Chu, "Computer Organization and Microprogramming," Chapter 8, Prentice Hall Inc., 1972.

"How to Use the CPS/1 Microcomputer System," Microsystems International Ltd., 1972.

Preparation: the key to success with microprocessors

Unwary system engineers can fall victim to time-consuming mistakes, not to mention cost, when building on new breed of semiconductors; help is available, however, for those ready to pause and pay heed

by Robert Lewandowski, *John Fluke Mfg Co., Inc., Seattle, Wash.*

☐ A design team that takes its first crack at devising a system based on a microprocessor can be in for a trying experience. But many of the usual pitfalls can be traced to two basic oversights; they involve (1) a precipitous plunge into a project with a design group inadequately prepared for the task, and (2) failure to obtain the different kinds of help available from manufacturers, time-sharing services, and consultants.

Hardware problems, while formidable, can be solved by traditional methods. But not so for software. Microprocessor manufacturers say it is easier to turn a digital designer into a microprocessor programer rather than the other way around. While this may be true, it doesn't give a realistic picture of what can happen while a hardware designer is in the process of learning. The problems associated with becoming familiar with the microprocessor and its interfaces, and with learning programing, can at best lead to some extremely harried designers or, at worst, a poor design.

Hardware problems

Analog designers probably will not be affected, but the digital designers must become familiar first of all with the capabilities, limitations, and characteristics of the many microprocessor-system components. In addition to the central processing unit, there is a clock generator-driver, which supplies timing and synchronization to most parts of the system. There is a ROM, which contains the actual program statements executed by the CPU. There may be a memory interface device to provide address information in the correct format to allow a general-purpose memory chip to be used with a specific processor. And most systems will contain a RAM to store transient data generated by the processor during program execution.

Also, inputs and outputs will usually require interface hardware to provide timing and multiplexing so that peripheral circuitry can access the processor's data bus. In some systems, memory interface and I/O may be handled by the same hardware; other systems provide interface adapters for various types of I/O operations.

Additional hardware may also be required to interrupt processor operation for service requests, to change program flow, and to handle special modes of operation. And since the devices used within one system may span several technologies—p-MOS, n-MOS, C-MOS, and TTL—there are many different interface problems—voltage levels, propagation times, etc.—with which hardware designers must be familiar.

The software problem

Many hardware designers assume that because they have done some programing with high-level languages like Basic or Fortran, their experience will be directly applicable. Such programing is, however, a world away from the low-level languages required by most microprocessors. So while digital designers may have developed the logical way of thinking necessary to become proficient programers, the time allowed them in project schedules to get up to adequate speed in programing is frequently grossly underestimated.

If a project is on a schedule in which sufficient time cannot be given to design-team members to thoroughly learn about the device to be used, an alternative to consider is the use of a consultant.

Many consulting firms are spinoffs from microprocessor manufacturers. These people have worked on many specific applications and are familiar with both hardware characteristics and programing techniques. Some consultants will undertake the whole design—hardware and software—while others will only do the software and advise on hardware implementation. This course will allow in-house people to become experienced as they work with the consultants.

If, on the other hand, time does permit the education of staff designers, where can the education be obtained?

While there is a great deal to be said for self-made men, there are definite limits imposed when it comes to microprocessors. The information available for self-study from vendors, for example, is usually non-existent, and much of what is available is in the form of specifications not really helpful for the task at hand.

Many colleges and some community colleges now offer short courses in microprocessors and even courses on machine- or assembly-language programing. These can be useful—as can the general information available on programing minicomputers (in view of the similarity between the simple mini and a microcomputer system).

A better approach is to take advantage of seminars offered from time to time by vendors or consultants in various locations around the country. These usually last two to five days, are very concentrated, and cover the basics of hardware operation and the instruction sets used by specific devices or families of devices. The seminars usually include some "hands-on" time employing a hardware simulator, which allows students actually to write and execute simple programs. Under no circumstances, however, should it be assumed that these seminars are guarantees of expertise.

When it comes down to a matter of practice, time-shared computer services can be useful. Many such services offer proprietary programs supplied by the microprocessor vendors—programs that allow the assembly of "source" programs into "object" code suitable for execution in a microprocessor.

The source program, written in the assembly language peculiar to a particular microprocessor, consists of symbolic operation codes corresponding to the actual bit patterns that cause a given operation to occur. It also consists of symbolic labels corresponding to the actual binary addresses at which the instruction op-codes will reside during program execution. The assembly language frees the programer from keeping track of the absolute address of an instruction to which the program transfers control or to which the program branches after a logical or arithmetic test. The assembly language also keeps track of the start addresses of subroutines that may be utilized by various parts of the main program.

The object code generated by an assembler is the set of binary numbers that, when loaded in the correct sequence in the microprocessor's instruction memory, causes the processor to act in the desired manner. These bit codes are permanently "burned" or "hard-wired" into the system ROM during manufacture and provide the instructions for a microprocessor to execute.

To develop a microprocessor program, the first step generally is to establish the logical sequence of events to occur by using a flow chart or similar aid. Each operation is then converted into one or more microprocessor instructions written in an assembly language. The sequence of instructions is then keyed into a data file in the time-shared computer, and the program, or source file, is acted upon by the assembler program in the time-shared system. If there are no errors in the source program, the assembler generates an output record consisting of the object file in a suitable format for storage. This object file can be sent to a vendor who can convert the bit patterns into a usable ROM.

Since ROM manufacture is an LSI semiconductor process, the initial setup is rather costly and time-consuming. It is of critical importance, therefore, that the program be debugged and operational prior to ROM manufacture. In the case of production-LSI parts, little or nothing can be done to correct errors in the original hardware. The entire process of mask generation and fabrication of new parts has to be repeated—with time delays of two to four months for each correction.

To determine whether a program is operational or not, the time-sharing services also offer a simulation program that can execute the object program on the host computer in a manner similar to the actual microprocessor. A wide variety of information is available to the operator about the execution of his program, such as program timing, current contents of internal storage registers, addresses, and the actual instruction currently being executed. The simulator can stop operation at various places in the program and force conditions to occur within the simulated microprocessor. These features, combined with on-line editing programs that allow rapid modification or correction of source programs, make an extremely powerful system for developing microprocessor programs.

One drawback of time-shared services is their high recurring costs. In addition to the rental fee of a terminal for access, there are charges for connection time, and execution charges for use of the host computer. Also, there usually is a royalty for use of the microprocessor vendor's proprietary assembly and simulation programs. Time-sharing services also have a seemingly infinite variety of billing rates and schedules, so that comparison of costs of one service to another is virtually impossible. One can easily expect costs of $1,000 to $3,000 per month for a program development, which can easily take two to four months of peak demand time.

Prototyping systems

An alternative to the strict use of a time-sharing system (and one that provides a real-time operating-hardware situation) is the prototyping system. These are sold by various microprocessor manufacturers or independent proprietary microcomputer-systems vendors. Cost can be $3,000 to $10,000, depending on complexity and features. The prototype system can provide an operating setup that has the capability of entering and editing source programs in assembly language and executing the resultant object programs with the actual microprocessor hardware. These systems allow direct hardware interface to the instrument under development via plug-in "kluge" cards, and can contain the hardware to be used in the final system.

The main differences in comparison with the time-shared approach is the prototyping system's slower speed of execution and its lack of software program features. Also, the editing capability is usually very limited, and in some cases nonexistent. That, together with the fact that most prototyping systems operate via a conventional ASR 33 Teletype and paper tape, make their use very awkward.

During operation of a prototyping system, the assem-

Why a microprocessor?

To name three of the chief advantages of a microprocessor-based instrument, a microprocessor can produce the following results:

- Reduction of the cost and complexity of hardware by replacing existing random-logic designs with fewer parts.
- Addition of arithmetic or computational capability unavailable with random logic.
- Achievement of a "smart" instrument that can execute a sequence of instructions under program control, and possibly to control or interact with other instruments.

The question remains: when is a given application suitable for a microprocessor? The rule of thumb today is that a microprocessor-based system is worth considering if an existing design uses 50 or more packages of medium-scale integration. But there are also other necessary preconditions, namely, that:

- There is sufficient product sales volume to approach the "knee" of the vendor's price curve.
- The application is bus-oriented, thus requiring a minimum of peripheral support hardware.
- There is a significant market advantage to be gained by features that come "free" with the addition of a microprocessor.
- There is the potential for future extension of the design techniques to other applications.

The desirability of a bus-oriented structure is based on the microprocessor's limited input/output capability. Most microprocessors transmit data on a character-serial bus (that is some multiple of 4 bits). This can, unless the system is already bus oriented, necessitate a large amount of outboard hardware to multiplex and distribute the data over wide parallel input and output structures. The extra components would seriously reduce the cost-effectiveness of the microprocessor solution.

The addition of computational ability greatly increases an instrument's usefulness, allowing it to convert measured electrical parameters—volts, ohms, etc —into engineering units—pounds per square inch, pH, feet per second—while also performing self-calibration and fault diagnosis. It should be noted, however, that although most available microprocessors have some arithmetic capability, high speed "real-time" computation is severely limited because devices generally available have no hardware arithmetic features and must use repetitive program techniques. Speeds of execution under these conditions are well-suited for human interface, but not for high speed machine-to-machine interactions.

Front-panel controls are areas in which a microprocessor can be used to great advantage in the design of a "smart" instrument. Compare, for example, the electronic calculator to a mechanical calculator of five years ago. The mechanical calculator required that the entered data be justified with respect to the decimal location, and frequently required adjustment or re-entry of the data to accommodate the limited dynamic range of the machine.

A similar problem can be seen in a keyboard-programed frequency synthesizer that has a seven-decade display.

Entry of a number significantly smaller than full scale requires entering a number of zeros ahead of the most significant digit, making data entry rather clumsy. To implement the free-form entry with random logic requires a complex and costly design. But a microprocessor can meet the requirements easily.

One of the bonus features is the microprocessor's ability to store and recall various front-panel control settings or programs at the touch of a button. This makes it possible, for example, to store all the specific frequencies and signal levels required for production testing a narrow-band filter. A single button recalls the data previously stored, and allows the operator to examine or adjust the device under test at each critical frequency.

This technique can be extended to allow the user to enter his own programs into the microprocessor for specific applications. This requires both a complex keyboard or program entry method and a user who is familiar with programing the particular microprocessor in the instrument. Nevertheless, it can result in an extremely powerful instrument suited for a variety of applications.

A microprocessor-controlled instrument can offer sophisticated remote programing capabilities, especially when equipped with the proposed international Electrotechnical Commission general-purpose bus interface [*Electronics*, Nov. 14, 1974, p. 95]. The structure of the IEC bus is ideally suited for use with a microprocessor, allowing the instrument to take the role of listener, talker, and possibly system controller when used in the appropriate application.

At present, in instruments designed with random-logic controllers, a high price must be paid for the IEC bus option because of the large amount of additional circuitry necessary to receive or send the ASCII control characters. But the only hardware needed when interfacing a microprocessor to the bus are the bus drivers and receivers, and the random logic for both timing and recognition of addresses and universal commands. The recognition and interpretation of ASCII control characters (in the case of a listener) and the encoding of data to be transmitted by a talker are all done under program control. They may even be handled by the same methods using the same subroutines, as are used to process signals from the front panel control.

An instrument with microprocessor control can be programed to perform the controller function in a bus system, although an instrument with programing flexibility of a calculator is usually assigned this task. The control programs for a microprocessor in an application as a system controller could be very complex, requiring significant execution time, but it could represent a cost-effective solution for certain applications.

bly program (punched on paper tape) is read into storage in the system via some sort of monitor or control program which resides in the system's ROM. Program control is transferred to the assembler and the user's source program is read in from paper tape. The complete assembly of the source program takes two or three entries ("passes") of the entire tape, depending on the system. The object tape is generated during the final "pass" and can then be read into program storage within the system and executed by the microprocessor.

Loading the assembler, assembly, loading the object tape, and execution of the object program can easily take from an hour, for a small program, to well over eight hours for a large program. And the program stor-

Speedy look-up tables

Most microprocessors do not have built-in, hardwired arithmetic routines. They must use slower, software-controlled methods of computations. But there is a way to overcome this handicap, at least partially. Some computations can be done significantly faster with memory look-up techniques, in which tables of precomputed answers are arranged for rapid access by the processor at the time of program execution.

For example, in multiplication, the products, Z, of the single-digit BCD numbers X and Y can be stored in read-only memory, as shown in the accompanying table. The values of X and Y are first combined to form an offset address, XY, which is then added to a base address to form the actual address of the product. For example, if X = 2 and Y = 7, then XY is 27, which is added to 157 (an arbitrarily chosen base address) to form 17E (a hexadecimal number—sixteen digits, 0 through 9, plus A, B, C, D, E, and F represent decimal 0 through 15). The product, 14, is in storage location 17E.

There is much redundant information in the table (7 × 2 and 2 × 7 have separate locations), but any extra logic that would be required to remove the redundancy would probably slow down the process.

One problem with this method is that the offset addresses are handled in decimal code (actually BCD), while the actual addresses of the ROM sequentially step up in binary (actually hexadecimal). Therefore, between 09 and 10 in the offset address, there are six addresses that have no meaning in this process (0A, 0B, 0C, 0D, 0E, and 0F). These correspond to the unused storage locations shown on the table. Thus it takes 260 sequential binary addresses to handle the 100 offset addresses. Again, extra logic could be used to test values and eliminate the unused storage locations, but this would also slow down the process.

Although large amounts of memory could be required with this type of computation, semiconductor memory prices are coming down. Today one can buy ROMs containing 2,048 8-bit words for less than $30, equivalent to less than 1 cent per binary-coded-decimal digit.

XY OFFSET ADDRESS INTO TABLE (BCD)	ACTUAL ADDRESS (HEXADECIMAL)	Z TABLE ENTRY (BCD)
00	157	00
01	158	00
02	159	00
03	15A	00
04	15B	00
05	15C	00
06	15D	00
07	15E	00
08	15F	00
09	160—*	00
10	167	00
11	168	01
12	169	02
13	16A	03
14	16B	04
15	16C	05
16	16D	06
17	16E	07
18	16F	08
19	170—**	09
20	177	00
21	178	02
22	179	04
23	17A	06
24	17B	08
25	17C	10
26	17D	12
27	17E	14
28	17F	16
29	180—***	18
30	187	00
31	188	03
32	189	06
.	.	.
.	.	.
.	.	.
.	.	.
97	24E	63
98	24F	72
99	250	81

Unused storage locations:
*161, 162, 163, 164, 165, 166
**171, 172, 173, 174, 175, 176
***181, 182, 183, 184, 185, 186 etc

age within the system is volatile. So when the system is powered down, the stored object program is destroyed and the object tape must be re-loaded for a new execution. Data on the object tape is usually densely packed so that reading a large object program is usually less than half an hour.

Some shortcuts are available—but they cost. Some of these are: storing the assembler on PROM (programable read-only memory) within the system, the use of a high-speed paper-tape reader and punch for data input and output (five to 15 times faster than a teletypewriter), or the use of minicomputer peripherals adapted for microprocessor systems, such as cassette tape systems, floppy disk systems, CRT terminals, and line printers. These devices can reduce system operating times by factors of 50 to 150. They can also provide other benefits, such as mass data storage and low-cost/high-speed hard-copy data. But the added peripherals can easily bump system costs by more than $10,000 and require a large amount of custom interface hardware and software.

Keep in mind that assembly of the source program is not necessary each time a change or correction is made in the object program. Most prototyping systems provide for "patching" or making program corrections via direct entry of machine code into memory. For small changes, this provides a means of keeping the original program running to check for other errors. Large changes (such as relocation of large blocks of code within memory) are very difficult and can create more problems than they solve.

Another factor that can keep the assembly of large source programs from becoming a man killing job is that the main program can be assembled in blocks with vacancies inserted for future "patches." Only an affected block need be reassembled to correct errors. When the program is completely de-bugged, the blanks can be removed and the program reassembled, creating one continuous program with no wasted space.

One frequently hears that microprocessor systems offer greater flexibility for design changes because all it takes is simple modifications to the program. This can lead the programer into days or weeks of debugging the



Synthesizer. In a new application, a microprocessor has been built into a 10-hertz to 11-megahertz frequency synthesizer to handle a 6-digit display, a dozen LED annunciators, and a 24-button keyboard. The chip set consists of five parts, a CPU, ROM, RAM, clock generator, and a memory interface circuit. In addition, about 30 TTL ICs are needed to handle the interfaces with other components

"simple" program modifications. This is particularly true when the person making the changes did not write the original program. A densely packed, efficient program is like a finely "tweaked" analog circuit in which significant problems can be caused by subtle changes. A change to one part of the program can cause catastrophic occurrences in totally unrelated areas.

In-house computers

There is still another alternative, the use of an in-house computer system for program development. Microprocessor vendors have available assembly programs written in languages like Fortran, which can be used on a variety of computer systems and provide essentially the same capabilities as the time-shared services, in many cases the programs being the same. However, note that the computer required for such applications is large, costly, and may not be available.

Last of the alternative program development methods are the high level programing languages, like PL/M [*Electronics*, June 27, 1974, p. 103], available for some processors now on the market. They are similar in complexity to Basic or Fortran, where one program statement will generate many microprocessor instructions directly, as opposed to assembly languages which generate one microprocessor instruction from each program statement. These languages are relatively easy to learn. They are claimed to be within a small percentage of the efficiency of an experienced programer writing in assembly language, at least as far as the number of instructions to accomplish a particular task is concerned. However, the compilers for these languages are very large and usable only on large machines. Some time-sharing services offer them, and they may be more cost effective than assembly language methods.

Once the program development is complete and the



hardware design operational, the next step in the design process will be the stand-alone prototype instrument. To make this transition, a programable ROM is used to store the object program (typical PROMs have capacities of 256 eight-bit words). These devices can be programed on the prototyping system or by peripheral programing units, depending on the compatibility of the devices being used. Some PROMs can even be erased and reprogramed. Other PROMs can be programed only once, by using destructive programing methods, and once a bit is set, it cannot be erased.

An alternative method is to go directly from the prototyping system to a mask-programed ROM. However, the major disadvantage in the design cycle of this route is that they require a lead time for manufacture, which can vary from about 12 weeks for a first mask device to 8 for a last mask device. It is also possible to use PROM program storage on a production basis for a small quantity of instruments with a minimal amount of program storage in each.

The final problem area is that of production testing of the components, sub-assemblies and finished instruments. Of course, complete measurements of all parameters on microprocessor components can require extremely complex and costly test equipment. But comparable results can be attained with relatively simple functional testing, and with a minimum of additional test-equipment cost. This can be done by using a prototype instrument as a test bed and checking its performance with each new microprocessor component.

Troubleshooting and repair of functional modules or final assemblies can be best accomplished—with a minimum of aids—by direct component substitution. A word of warning, however, on preliminary inspection and handling of circuits: caution is needed so that solder bridges or other short circuits or failed or improperly inserted parts, do not destroy expensive CPU or ROM chips at the moment of turn-on. It is relatively easy, while substituting components, to destroy several devices before a fault is located. And since most processor components are MOS, careful handling is required to prevent damage due to static electricity. □



Diverse industry users clamber aboard the microprocessor bandwagon

LSI processors are not only expanding capabilities of traditional products —from instruments to consumer wares— they're also creating completely new markets

☐ Industrial-equipment designers like them because they can be tailored economically to bring computer capability to jobs where minicomputers represent overkill

Communications-gear designers are enthusiastic because their flexibility can solve problems presented by the ever-changing multiplex and modem specifications.

Instrument designers are looking forward to making them the basis of families of "smart" instruments that can evaluate data and react accordingly, without boosting instrument costs significantly. And even computer manufacturers are eyeing them as perfect companions to their TTL-based central-processor modules

It's no wonder, then, that microprocessors are engaging the attention of equipment designers of all persuasions and manufacturers from a wide variety of industries. As a result, the growth of microprocessors is projected to leap from last year's $10 million to $800 million in the next five years. More dramatic yet will be the increase in the value of new end equipment built around LSI processors, expected to exceed a staggering $10 to $15 billion a year by the end of the same period.

What has caused the sudden microprocessor boom? Simply stated, LSI technology has reached the level of sophistication where it can provide the logic and memory performance needed to perform a growing number of computer functions at low cost. Programable LSI circuits—the calculator was the first—combine the flexibility of custom design with the cost advantages of readily available standard products The user can change his design or add features to it merely by changing a program in a read-only memory No mask changes are needed And he is saving money by replacing many dozens of logic packages with a few LSI chips

Impressive as today's microprocessors are, they are only the most visible aspect of what is clearly becoming an LSI-processor revolution that will completely change computer and computer-control design. Today's LSI processors are at the capability level of the small and not-so-small computer. But more powerful LSI-processor and computer-component chips that are now starting to appear far exceed the requirements of today's microcomputer applications

Built with bipolar and improved MOS techniques, these faster and more complex components go to the heart of minicomputer-based systems, nourishing more and more equipment-design applications. These are the LSI programable chips computer manufacturers themselves have been waiting for. At last, the full benefits of LSI programable technology can be applied to the large computer, ushering in a new era of high-performance computer control at lower cost.

These articles bring together the experiences of the first microprocessor users—the promises and problems of designing with this powerful technique. The entire range of electronic-equipment designs has been researched—industrial, communications, consumer, commercial, instrumentation, and computer technology Included are details on such varied systems as process and numerical controllers, word processors, data loggers, communications controllers, intelligent terminals, point-of-sale systems, games, toys, advanced calculators, self-calibrating instruments, automobile controls, and all the rest

Also included is a section that contains tips on software and design aids. Finally, Bill Davidow, manager of microcomputer systems for Intel Corp., adds up the design advantages of microprocessor-based systems to show their impact where it counts most—on the bottom line.

—Laurence Altman, Senior Editor



Industrial Automatic control proliferates

by Alfred I. Rosenblatt, Associate Editor

"The microprocessor is going to set the industrial-equipment marketplace on its ear. The technology will never be the same again." That opinion was expressed by a market planner at a semiconductor house developing a microprocessor-chip set for one of the manufacturers of process-control instrumentation. The prediction is borne out by developments in the industrial marketplace. What's more, prospects for dramatic improvements are as bright for piece-parts manufacturing as for process control.

Although less than three years old, microprocessors are already finding their way into a host of new industrial equipment—factory-automation systems, machine-tool control, data-acquisition systems for such jobs as monitoring apportionment of meat for hamburgers, electronic scales, control of conveyor lines, numerical control, robot manipulation of piece parts, data-sensing, and component-insertion. They are also being used for environmental monitoring and phototypesetting.

These microprocessor-based systems offer the flexibility to adapt manufacturing systems to changing demands and upgrade them as production expands. All that is necessary is for chips containing new instructions to be inserted when peripherals are changed, equipment is added, or the system itself is modified. Changes and modifications are much more difficult when conventional hard-wired circuitry must be replaced.

What's more, manufacturers are happy about decreases in manufacturing costs that result when a relatively few microprocessor chips replace tens of discrete SSI and MSI circuits. Not only are fewer components required, but the microprocessor obviates the necessity to fabricate many more components manually into hard-wired logic arrays and insert these boards into the control systems. However, where speed is critical, hard-wired designs may do better for some time to come.

As the capabilities of microprocessors are expanded, they are taking over many of the tasks—at a pleasant reduction of costs—previously performed by minicomputers, but for which a considerable amount of the power of minicomputers is wasted. Replacing the purchased minicomputers may also increase the amount of value added for a manufacturer in his final product with a consequent increase in profits.

Taking over the factory

The availability of powerful low-cost microprocessors is also hastening the transition to the efficient distribution of computer power through employment of hierarchical computer systems in factories. The microprocessors and microcomputers perform dedicated tasks under the control of minicomputers, and the entire complex is tied in to large central computer systems.

What's more, the microprocessor is making it possible for manufacturers of process-control equipment and systems virtually to go into computer-manufacturing. Bruce H. Baldridge, director of corporate marketing and product planning at Foxboro Corp., Foxboro, Mass., points out that microprocessors are going to seriously influence the make-or-buy decision so that "a company like Foxboro could buy a micro chip, put it on a board, and it would be putting us in the computer-manufacturing business without the expense of getting deeply involved in the technology."

The importance of the microprocessor to industry is summed up by Edwin Lee, president of Pro-Log Corp., a Monterey, Calif., systems-design firm that also offers a line of microprocessor modules, "Within 12 to 18 months, anyone who hasn't incorporated a microprocessor in his design will either be serving a very special application or he's going to be very uncompetitive, as far as hardware is concerned."

Another consultant calls this "an explosive situation—anything that's cheap and reasonably powerful changes things. Anyone doing anything with hard-wired electronics who doesn't look at and consider microprocessors is making a big mistake."

A recently completed study on factory automation by Quantum Science Corp., a New York-based industrial-research company, estimates that by 1984, industry will

	Machine tool control (units/year)	Robots (units/year)	Product testing (units/year)	Facilities monitoring (units/year)	Total cost
[illegible]	300	10	300	150	760 @ $1,000 each avg
[illegible]	3,400	2,850	500	300	7,050 @ $400 each avg.
[illegible]	7,800	14,000	1,000	600	23,400 @ $300 each avg

Estimates courtesy of Quantum Science Corp

be buying 27,300 microcomputers a year at an average price of $300 each. Accumulated over the years, these numbers will have an incredible effect on the factory's operation, increasing the efficiency and cost-effectiveness of production. The average unit price today is $1,000 according to the Quantum Science study.

Perhaps most unusual is Quantum's prediction that programable manipulators, or robots, will mushroom with the aid of microcomputers from 10 units installed in 1974 to 14,000 a year by 1984. About half that many—7,800 a year—are expected to be used for machine-tool control, a mammoth increase from the present base of 300 a year. And about 3,900 new microprocessors a year are predicted to handle communications between the various tools and computers in another 10 years, whereas now only 50 units a year are now being sold for that purpose. Product-testing is expected to account for 1,000 units per year by 1984—more than a three fold increase—and facilities-monitoring will rise to 600 a year—a four fold increase.

Perhaps the earliest to recognize the potential of the new microprocessors were manufacturers of industrial-control equipment. For example, Comstar Corp., Minneapolis, first started using microprocessors two and a half years ago, and now it has more than 700 microcomputers installed. Applications include assembly-machine control, automatic weighing and batching systems, materials-handling systems, remote monitoring and control, data entry, and automobile-traffic control



One particularly strong market for the microprocessors is in materials-handling. For Beatrice Foods' new frozen-food warehouse in Chicago, for example, Comstar has installed six microprocessor systems. Each controls 50 motors in a network of more than 300 conveyors that transport boxes from the freezer to trucks. On the way, they go through sorters, convergers, divergers, and conveyor-belt changes, but the controller keeps track of every box for its entire trip.

"In earlier warehouses, Beatrice used electromechanical-relay control, with limit switches for actuation," says Tom Walstrom, regional sales manager for Comstar. "Something like our system could have been designed and built with relays, but it might never have worked. It would have been too complex to be practical and much too large to maintain."

Numerical controllers gain

For several reasons, microprocessors also have an excellent potential for being built into stand-alone numerical controllers for machine tools, which are now fabricated with hard-wired logic. Microprocessors can sharply reduce the component count in the controllers while offering easy modifications of programs and functions, which are now possible only with much more expensive systems built around minicomputers.

Although the major N/C suppliers like Allen-Bradley Co., Bendix Corp., and Cincinnati Milacron Co. aren't saying much about their interest in microprocessors, smaller companies and even newcomers to the field, with little or no product base and inventory to worry about, may jump in. General Electric Co., the largest N/C supplier, only last month announced that it had begun using a microprocessor in one of its numerical controllers.

One newcomer is Cambridge Thermionic Corp., Cambridge, Mass., a manufacturer of IC sockets and terminals. But rather than compete head-on with the giants, Cambion's recently introduced PMC-1 microcomputer numerical control is aimed at applications that may have been too expensive for N/C until now, says Lyndon Wilkes of the N/C marketing group. The PMC-1, which operates point to point, rather than on a continuous path, is aimed at simple positioning for such applications as insertion, wire-wrapping, and machines for drilling printed-circuit boards. In its open-loop configuration, it can position a tool to within .001 inch.

Price of the unit is less than $4,000, including the controller, which is built around the Intel 4-bit MCS-4 microprocessor set, plus a two-axis motor drive and a stepping power supply. The price is about $1,000 less than the lowest-priced hard-wired controller available, asserts Wilkes.

Manipulating the controls

As indicated in the block diagram, the control and arithmetic units in the Intel 4004 chip allow the CPU to acquire and manipulate control logic and data from the memory sections of the microcomputer and generate the outputs called for in the parts-making program.

Control programs containing the logic which, in con-

ventional N/Cs is hard-wired, is stored in read-only memory. The ROM controls interfacing for a maximum of 32 inputs and outputs. In addition, the ROM section contains the microprograms and data tables that the central processor must execute to control the tool. The unit can accommodate a maximum of six ROMs, each containing 256 by 8 bits, or programable ROMs, if field programability is desired.

A random-access memory—there can be a maximum of four devices, each containing 256 by 8 bits—serves as a scratchpad for the central processor. The RAM temporarily stores and releases data and instructions needed on a priority basis by the CPU as it executes the control programs stored in ROM. The parts-making programs themselves are written by the user, just as for a hard-wired controller. Then they're entered into the controller via punched-paper tape. For production runs, however, these programs could also be stored in a programable ROM.

Likewise, the ROM output interface controls the dispatch of signals to the X- and Y-axis motor drivers and the display readouts. RAM storage controls output to the tools and tape-reader motor. An automatic reset clears the CPU and RAM, resetting the system back to microprogram step one. A two-phase clock circuit provides the timing signals needed by the CPU.

Other components of the system include a ROM input-control interface that monitors inputs from control-panel switches, a paper-tape reader, tool feedback, and an X-Y jog-select mode.

All active components in the control section are contained on a single plug-in printed-circuit board—a decided advantage for maintenance and trouble-shooting, points out applications engineer Howard Atwood. Moreover, because the control has fewer parts, Atwood says the company can deliver a unit in one month or even two weeks, as opposed to the three to six months it would take to put a hard-wired control together.

Bending metal

A microprocessor-based system also controls a metal-stretching and bending press designed by Varitel Inc., Beverly Hills, Calif. About as large as a good-sized room, these giant machines have generally not been amenable to control by off-the-shelf numerical controllers, as have other machine tools, because of the great differences in their design caused by the spread in the size and type of parts they are called upon to fabricate. Hard-wired logic systems are generally used, and each press requires a custom-designed controller.

Although custom designing is still a problem, Varitel president Bruce Gladstone estimates that use of microprocessors can cut design time to a third or even a quarter of the time required to program a hard-wired system. To program the National Semiconductor IMP-16 card used by Varitel, the operator first bends the metal by manual controls. Two angular and two linear multiplexed analog-to-digital converters transmit to a tape cassette the amount of stretch and other factors involved in making the bend. The operator can edit the information as he goes.

When the information on the cassette proves to be accurate, it is transferred to the IMP-16's on-board erasable RAM. The RAM's capacity of 256 by 16 bits is adequate to provide 12-bit accuracy, achieved through two digital-to-analog converters that drive linear servos. As an added benefit, Varitel provides a small panel that plugs into one of the IMP-16 slots for servicing and troubleshooting. The panel contains its own memory.

The new microprocessors could also affect the design of programable controllers, which are themselves solid-state replacements for hard-wired banks of electromechanical relay logic. The present solid-state designs are also hard-wired and hence would be excellent candidates to be replaced by microprocessors.

But because of the many inputs derived from the assembly-line machines being controlled, present CPU speeds are generally too slow, says senior systems engineer Ronald D. Malcolm at Modicon Corp., Andover, Mass. Hard-wired designs will offer as fast or faster processing speeds for some time to come, but the microprocessors could allow more features to be added at lower cost, says Malcolm.

In addition, the microprocessors shorten design time "a great deal," he adds, as well as reduce the physical size, power-supply requirements, and cost. However, for use in its larger controllers, Modicon is considering a 16-bit bipolar monolithic microprocessor with a 150-nanosecond microinstruction time that is being sampled by Monolithic Memories.

And Modicon, a pioneer in programable controllers, has already applied microprocessor technology to peripheral products. For example, Intel's MCS-4 set is designed into the P-500 impact printer introduced last winter, as well as the manually operated programing panel for its smallest controller, thereby speeding up the panel's response time.

Controlling traffic

One of the greatest potential applications of microprocessors is to control street traffic. Indeed, Multisonics Corp. of San Ramon, Calif., with 10 years of experience in this application, predicts that intersection-control systems constitute the wave of the future for microprocessors.

Tom Seabury, chief engineer, points out that controllers can be designed for each intersection's needs.





1. Numerical control. An Intel 4004 microprocessor chip is at the center of the PMC-1 point-to-point numerical-control system introduced by Cambridge Thermionic Corp., Cambridge, Md. Programs can be changed simply by plugging in new read-only-memory chips.

"Some traffic schemes, for example, require that all vehicles stop while pedestrians cross in a 'scramble' fashion," he says. "The conventional random-logic controllers need wiring changes to allow this, while with the microprocessor, all we have to do is plug in a different ROM package."

Seabury says the microprocessor is ideal for the stand-alone intelligent intersection controller. Minicomputers, the other alternative to hard-wiring, provide power that is wasted in such a dedicated application, and they are unable to withstand the severe environmental conditions without major design modifications.

The switch to microprocessors is coming at a time when hard-wired controllers had begun to supersede electromechanical controllers, which have synchronous motors that turn switch drums to operate the signal lights. Now, in replacing the hard-wired controllers, the number of ICs has been reduced by at least 60%—from between 500 and 600 to about 100. The company's model 901 controller uses only 50 watts of input power, weighs only 41 pounds, and measures only 17 by 17 by 9 inches. Standard hard-wired models use about 200 W, weigh about 80 pounds and are twice as big.

The model 901 uses the Intel 8008 as its CPU. Multisonics designers first built their systems with the Intel 4004 microprocessor chip as a substitute for drift-prone analog timing circuits. But this 4-bit chip was small, had limited memory capability, and had no instruction-interrupt or capability for single-step instructions. When the 8008 became available, the designers shifted to it.

Also making traffic-signal controls, Comstar is teaming with TRW Systems, Houston, on a contract for 1,000 microcomputers for the city of Baltimore.

Microprocessors are also providing information to help humans improve the quality of the earth's environment. In one application, microprocessors are being installed in remote data-gathering stations that are keeping tabs on such conditions as water and air quality at sites proposed for nuclear-power plants.

Watching the environment

By preprocessing data and determining right at the remote site whether or not it falls within certain preset limits, "we can economize greatly on data-transmission costs because we send back only important data," explains Melvin Couchman, director of marketing and planning for NUS Corp., Rockville, Md. Ordinarily, as many as a half dozen remote stations are tied to a central data-gathering station via telephone lines. In addition to screening out unnecessary and redundant data, the microprocessor-based systems can also run calibration and diagnostic tests of the remote instrumentation to determine whether or not it's functioning properly, a task that might otherwise have to be handled from the central site.

The new systems, built around Computer Automation's LSI-2 unit, also cost less than if they'd been built with hard-wired logic, Couchman points out. But even more important is the capability of programing the microprocessor to tailor the operation of each remote station to specific requirements. "We just change the programable ROM in the field with a new program, or we put in a read/write memory and use the same basic physical hardware," says Couchman. "It would be

much more complicated to change hard-wired logic."

Other types of data-acquisition systems are also feeling the effect of microprocessors. Quindar Electronics Corp., Springfield, N.J., has expanded the capabilities of its system, which is designed to monitor the operation of utilities, partially process the data, and send necessary information to the central computer [*Electronics*, 5/30/74 p. 34]. Process Computer Systems Corp., Ann Arbor, Mich., has designed a system that monitors torque applied to fasteners on an auto assembly line [*Electronics*, 6/13/74 p. 42].

Another company, Doric Scientific Corp., San Diego, Calif., has introduced a new data-monitoring system that not only sharply expands the number of monitored points—to as many as 1,000, an order of magnitude increase over the capacity of an earlier hard-wired unit—but also increases the kinds of parameters that can be monitored. Doric's new microprocessor-based Digitrend 220 monitors and records dc voltages and currents, as well as thermocouple outputs, in such diverse areas as the textile, petrochemical and pulp and paper industries.

The system handles as many as six different types of functional ranges at a time— double the capacity of Doric's hard-wired Digitrend 210. Moreover, with room for plug-in interfaces, it can send this data out to as many as four separate peripheral recording or transmission devices, such as magnetic-tape recorders or teletypewriters. In contrast, the Digitrend 210 handles but a single peripheral.

Doric relies on an Intel 8008, with as many as three PROMs, four ROMs, and two RAMs in a bus-organized structure. The memories contain input instructions for handling data, coefficients for linearizing the nonlinear thermocouple inputs, for scaling, for reading out measurements directly in both the fahrenheit and celsius scales, for limiting alarms, and scratchpad memory for aiding in linearization and formatting.

The new unit was designed to do more than its hard-wired predecessor, but comparable configurations would cost 25% more, admits chief engineer Freeman Rose. However, it performs all its functions in just about the same space as its predecessor.

Moreover, the microprocessor approach is "quite a bit" cheaper than if Doric had gone to a minicomputer, Rose continues. At any rate, Doric did not want to "boggle the mind of the customer" with a mini and the software that would be needed. With the microprocessor, changes are made by simply plugging in a new memory, rather than substituting a hard-wired logic board. Doric is looking at such new n-channel microprocessors as the 8080 to expand the capability of its system still further by offering such operations as trend analysis and averaging.

Typesetting makes headlines

For typesetting, a typical microprocessor-based system would consist of a module containing all the processing and memory functions. One module, built by Varityper division, Addressograph Multigraph Corp., East Hanover, N.J., contains the Intel 8008, which offers the large instruction capability required by phototypesetting equipment, plus the required programable ROM,



ROM, and RAM, an input bus, and printer and teletypewriter interfaces.

Not only is Varityper able to add processing capabilities to its top-of-the-line phototypesetter that sells for some $15,500, but processing can be included in lower-end products as well. In the past year, the company has introduced a phototypesetting controller called the Amtrol, built around the Intel 8008. The results couldn't have made management happier. Varityper engineers have built a family of 16 standard plug-in modules that they can just about pull off the shelf and apply to new products as they're needed.

This summer, for example, the company will introduce a composition machine that will sell for less than $10,000, yet have decision-making capability. This could never have been accomplished at such a low price with the special-purpose minicomputer that Varityper had been buying since 1969. The old mini was "markedly" more expensive than even the full Amtrol controller, and the modular family enables Varityper to tailor the processing power to each application.

Other advantages abound. The new processor is far more compact and reliable, and its plug-in design makes it easy to troubleshoot and service in the field. Moreover, customers seem to prefer the microprocessor design to hard-wired logic, says Joseph A. Verderber, of the office of product management, because it's easier to upgrade the system by adding features through a plug-in read-only memory.

Microprocessors have already begun to have a tremendous impact on many industries that have repetitive processes to be controlled. In the future, their application is likely to be limited solely by the imagination of the design engineer. Although cheap now, microprocessor prices will come down still further. Within a decade, an entire microcomputer with 4 kilobits of memory could cost less than $150, predicts a market consultant at Quantum Science Corp. That price earmarks the device for an ubiquity similar to that enjoyed by today's hand-held calculator.



Communications
Data-handling gains flexibility

by Stephen E. Scrupski, Communications & Microwave Editor

A strong tide is running in favor of replacing analog communications with digital methods. Microprocessors are accelerating this trend, bringing on a new wave of "intelligent" digital communications equipment. Multiplexers, code converters, error checkers, input/output controllers—all are natural applications for microprocessors. However, their full impact is yet to be felt; most communications-equipment suppliers are still in the feasibility-model and prototyping stages, while the speed limitations of present-day microprocessors are still inhibiting their wider usage.

As in other industries, communications designers like the flexibility and the low costs offered by microcomputers. Custom routines for individual tasks can be quickly changed simply by changing the contents of the programable read-only memories that hold the programs. This is particularly useful in digital communications, where many different codes and message protocols are in use and where the processing chores do not require the capabilities nor justify the cost of minicomputers.

Microcomputer hardware and software can be designed in parallel. While the printed-circuit boards are being laid out to accommodate the almost standard parts of the microprocessor complement, software design can proceed independently, and the two designs can be merged late in the product's development cycle, allowing for system optimization in a minimum of design time. What's more, when a microcomputer breaks down in a communications system, recovery time should be substantially less than in any other kind of system. Service technicians can carry standard circuit modules that are compatible with any of their company's equipment, requiring only new programing to take the place of a failed unit.

Micro teams with mini

An example of how a microprocessor and a minicomputer can be teamed up is in the message-switching units (Fig. 1) being developed by Action Communication Systems Inc., Dallas, Texas, in which microprocessors serve as front ends for Data General Corp. Nova minicomputers. The switchers are used in networks of private terminals, such as those employed by police departments to access records in a state capital or the National Crime Information Center in Washington, D C. The company has installed several such systems. In the Texas network, for example, more than 500 terminals are located in police headquarters throughout the state.

These switchers, now in the prototype stage, will speed up the switching action and allow higher data rates. They will do this by relieving the minicomputers of certain standard operations—the "dirty work" that must be performed on all messages, such as converting them to the proper code for processing by the Nova and scanning the incoming character strings to identify different control sequences.

"What we're trying to do is eliminate any character-by-character handling by the Nova and allow it to handle only blocks of data," says Action design engineer Michael Fannin. By allowing the minicomputer to do the more complex tasks while the microprocessor handles the menial chores, he predicts that this configuration will raise the processing speed by about an order of magnitude, from the 1,000 or 2,000 characters per second to 10,000 or 20,000 characters per second.

Action is using National Semiconductor's IMP-16C processor for this application "because of its powerful instruction set," says Fannin. "Although it has a slower cycle time than some of its competition," he adds, "it does more with its instructions."

In the system (Fig. 1), circuit controllers interface with the communications circuits and perform serial assembly and disassembly of the characters at data rates as high as 19,200 bits per second. The microprocessors interface with the controllers and perform four functions:

- Convert character codes.
- Scan messages for key characters.

- Edit message headers and text.
- Check character calculations.

One microprocessor can handle the 19,200-b/s rate. It also interfaces with the 64,000-character semiconductor random-access memory, which buffers message blocks between the microprocessor and the central minicomputer.

In such applications, the microprocessor serves primarily as a piece of hardware, since the custom features still reside in the minicomputer's program. In effect, Action is using the microprocessor as a low-cost way to achieve large-scale integration. Many communications designers consider that this is the primary benefit of the microprocessor.

Arliss Whiteside, senior department consultant (essentially a senior scientist) in information processing at the Bendix Research Laboratories in Southfield, Mich., says, "A microprocessor is just another component—and a few too many people consider it something magic. I think they're oversold."

Whiteside goes on to explain that the microprocessor, in his view, is simply a way to cash in on the benefits of large-scale integration—lower costs through fewer packages—without entering a multi-thousand-dollar program to develop custom LSI. "I call it standard LSI," he adds, "LSI that is standardized, flexible, and built by the manufacturer in the quantities that are necessary to justify the design costs for an LSI chip."

Handling the full load

Such a viewpoint is supported in applications where the microprocessor assists a minicomputer. But in others, microprocessors shoulder the full load of data processing. Collins Radio Corp. in Dallas, for example plans to use microprocessors in an intelligent repeater for a private microwave data-transmission system now being built.

In the system, several data links surround a central-hub repeater terminal that switches one link to another upon request. The data signal carries address information that is decoded by the microprocessor, which then routes the message through the hub repeater to the proper receiving terminal. Although this is still an experimental project, according to Collins, the experiments have nothing to do with the microprocessors—the unknown factors are in the radio communications.

In this instance, the microcomputer's small size helps it beat out a minicomputer for the application—the repeaters have to be man-transportable and battery-powered. To further reduce the power drain, Collins engineers are replacing the TTL circuits recommended by the microcomputer manufacturer with complementary-MOS circuits. To conserve battery power, Collins is also using C-MOS chips for the random-access memory and programable read-only memory. However, the use of C-MOS instead of TTL slows down the system from the microprocessor's basic 1.4-microsecond cycle time to about 4 μs.

Considering tradeoffs

The reduced speed affects the architecture of the system, since extra memory is required to compensate for it. As the message is received in the processor at the hub repeater, it is stored in a buffer memory, and the microprocessor goes right to work processing the information. By the time the message is completely received, the microprocessor has extracted the processing and routing information, and the message is ready to be retransmitted to its destination.

The reduced speed also prevents Collins engineers from using the microprocessor for what should be a natural function—error-checking. The expected maximum data speed of 500 kilobits per second is just too fast for today's microprocessors. Error-checking therefore is done by hard-wired logic. However, if the transmission speed were lower—say, in the range of 50 kilobits per second—the microprocessors could be used to perform error-checking, says Collins design engineer Dale Walls.

Or, if the microprocessor could be operated at its design cycle speed of 1.4 μs, Walls says it would be "aw-



1. Nova helper. In message-switching units built by Action Communication, a National Semiconductor IMP-16 microprocessor handles character-by-character decoding so that Nova minicomputer can concentrate on handling full blocks of data, increasing system speed.



2. Interpreter. A microprocessor handles conversions of codes and speeds to allow a domestic data processor to communicate with an overseas network via the RCA Global Communications system. Easily changed software helps customize system

fully close to being applicable for error-checking." The limiting speed of today's microprocessors however, will soon be overcome by a new generation of faster devices built with bipolar or sapphire-based MOS technologies, while 4-bit processor slices capable of instruction times of 10 to 50 ns are expected to be available by the end of the year.

Interfacing between nations

A microprocessor is the sole computing component in a programmable controller built to handle international leased-data channels. Developed jointly by RCA Laboratories, Princeton N.J., and RCA Global Communications Inc., New York, the controller connects RCA's Cosmac, a two-chip C-MOS microprocessor and associated semiconductor RAMs, to a floppy-disk drive for mass storage of messages.

The combination of the microcomputer with a floppy-disk drive allows RCA to cut the cost of the controller below that of either a system combining magnetic tape with a minicomputer or hard-wired logic. The single basic design, easily customized by software, meets a variety of different customer needs, while at the same time offering improved maintainability.



The microprocessor's job is to provide all the conversions necessary to interface a domestic communications network with an overseas network (Fig. 2). Signals, codes, speeds, character formats—all must be often reconciled to allow the two networks to communicate with one another. And, since each private user who leases a channel from RCA has his own unique combination of such parameters, use of hard-wired logic would require long development times and an abundance of specialized equipment that would have to be maintained.

Minicomputers, although they offer programability, are simply too expensive to be considered for this application, according to RCA, since they have too much computing power for the few lines that must be controlled. Another tangential problem, RCA claims, is that often the customer has only partial knowledge of his own needs, and the microprocessor programability offers RCA engineers an easy means to add needed features at later stages.

Helping the police

In another police-oriented application, Motorola's Communications division, Schaumburg, Ill., is using a microprocessor in a computerized mobile terminal system, first installed for the Atlantic City, N.J., police in 1973. Each squad car carries a light-weight terminal with a full keyboard and plasma alphanumeric display. Using the terminal, a policeman can access files at his local station, at the state headquarters, or even at the National Crime Information Center.

An 8-bit microprocessor is built into the base-station unit, says Jerry Schloemer, manager for command and control products at Motorola. The microprocessor acts as a communications interface to the computer at the next higher echelon, controlling the coding on the radio channel and performing a reduced store-and-forward function in both directions.

"We hope that the cost of microprocessor devices will come down with increasing volumes," Schloemer says. "If so, we're planning to put microprocessors in the next-generation car unit—it gives us a little extra power to be able to offer more features. We hope that then use will reduce our product-introduction cycle," he adds "but we've seen no evidence of that yet."

Even voice signals, once they are converted to digital form, as in a pulse-code-modulation system, may offer opportunities for microprocessors. Presently telephone voice signals in a 4-kilohertz bandwidth are sampled in a "channel bank" at an 8-kHz rate, and each sample is encoded into 8 bits; thus the 4-kHz voice signal is sent at a rate of 64 kilobits per second, which is exactly wasteful of bandwidth, says David Trask, manager of the communications system laboratory of the Raytheon Equipment division in Wayland, Mass.

Simplifying the phone system

He points out that telephone engineers have given much thought to ways to reduce the bit rate necessary



Calling all cars. Microprocessor in Atlantic City, N. J., police station controls message-coding for keyboard terminals used in squad cars.

for each voice signal and thus to expand the capabilities of the transmission system. For example, many algorithms have been proposed for a processor that would note an instantaneous value of the voice signal and predict the value during the next sampling period. Then, when the next sample actually appears, the processor would transmit only the difference between the actual and predicted values.

If the algorithm is effective, it would only require a few bits, rather than the full 8 bits presently used. An identically programed microprocessor at the receiving end would then reconstruct the full voice signal. In fact, he envisions a telephone set that has the sampling and microprocessor circuitry built right into the back so that digital signals are sent to the telephone central office directly from the set itself.

Microprocessors are being designed into a somewhat similar system at Harris Electronic Systems, Melbourne, Fla. Harris is building encryption devices for secure digital-communications systems and, says Ray Glenn, associate principal engineer at Harris, the microprocessor makes a good pseudo-random noise generator. One microprocessor can be programed to encode a digital signal, and an identical microprocessor at the receiving end can decode the signal.

If fabricated with medium-scale integration, such a system might require up to about 75 packages, but a microprocessor would cut the count to only 10 to 15 packages, Glenn estimates. He points out that microprocessors are being used at Harris to control the output-power levels of radio-frequency transmitters throughout the day. Temperature changes, Glenn says, cause the power level to drift, but a simple 4-bit microprocessor can store a control algorithm that enables the microprocessor, when presented with digital information on the output level, to bring the level back to the desired point.

It is clear that microprocessors are taking over many of the routine applications in communications equipment. And regardless of whether the designer views a microprocessor as merely another component—a way to get standard LSI— or as a radical new component that offers small-scale programing, nearly all analog, as well as digital, communications gear will benefit from its impact.





Consumer/commercial Microprocessors go public

by Gerald M. Walker, Consumer Editor

Manufacturers of commercial and consumer products have for some time taken the lead in applying advanced semiconductor technology. Their adoption of microprocessors is no exception. In a sense, microprocessors are accelerating the timetable for equipment and systems already deemed feasible in both the commercial and consumer markets.

In addition, development of totally new products not yet identified will sweep these markets in the same way that the personal electronic calculators came from nowhere into international prominence. Thus, microprocessors are having it both ways—enhancing present-day equipment while promising completely new products for offices, stores, households, and entertainment centers.

Included in commmercial equipment containing microprocessors now on the market are terminals for point-of-sale and supermarket checkout, scales, terminals for investment houses and the finance industry, automated back tellers, processors for business-inventory control, equipment for supermarket in-store packaging, and portable data terminals.

Among the products using microprocessors in the comsumer and related markets or on the drawing board for the near future are sophisticated games, gambling equipment, cable-television transmission hardware, do-it-yourself instrument kits, and photographic-film developers. Further down the pike are automobile on-board processors that perform such tasks as controlling combustion timing (Fig. 1), exhaust emission, transmission operation, and anti-skid and diagnostic systems.

It's in the household that the explosive new product—the home computer—is expected to emerge. The most obvious door into the home is the television set, which can make good use of a data-communications processor. By then, microprocessors will have to be quite different from today's products, not only in bit capacity, but also in basic environmental configuration and price.

In the entertainment world, the microprocessor offers the simulation of games at a level of sophistication until now reserved for military and space projects. In its civilian format, simulation makes games realistic by the capability to cram programing, memory, feedback, and real-time processing onto a single chip. Certainly Disney's "Land" and "World" are proving the wide attraction of family fantasy via simulation. The subject of a movie spoof about a year ago, an adult fantasyland designed around simulation techniques is now more than science fiction.

In general, the advantages of microprocessors to commercial/consumer-equipment designers boil down to the tradeoffs between hard-wired and programable logic. For instance, point-of-sale cash registers built with hard-wired packages have performed both as stand-alone units and minicomputer-controlled terminals. By changing to microprocessors, POS-equipment manufacturers gain the important advantage of adapting their basic equipment through programing to the needs of individual stores.

On the other hand, the problem most frequently mentioned by manufacturers of commercial/consumer equipment using microprocessors is the difficulty of refining the very software that they also say is the microprocessor's major advantage over hard-wired circuits. Equipment makers feel that microprocessor suppliers are not equal to the task of providing software support, forcing users to become immersed in programing.

Some of the commercial-consumer products using microprocessors are hardly a generation removed from electromechanical design. Yet the totally different requirements of the technology have made the switchover from hard-wired logic to microprocessors as traumatic for designers as the original change from all electromechanical to an electronic approach.

As C.W. Kessler, vice president of corporate engineering and advanced development for NCR Corp., Dayton, Ohio, points out, engineers familiar with Boolean equations and logic families, which were adequate for the design of hard-wired equipment, must now add complex instruction sets to their repertoires for micro-

processors. They must be prepared to live with the sequential operation of microprocessors, which is slower than the parallel operation of chips using standard logic like TTL.

In addition, Kessler suggests, "There is a horde of new problems in choosing the right microprocessor, and these have become corporate-level decisions. After all, you're tied to one supplier, once work is completed on hardware and software. There's a lot hanging on the source selection, since you don't have a second source."

POS-terminal producers took different routes to arrive at use of microprocessors. For example, National Semiconductor's Systems division began applying them as a direct result of its ties to development by the semiconductor operation. Because of the close relationship, programs presented little problem. However, the main challenge was to teach test personnel to debug semiconductor chips the way programers debug a computer. This conversion required training because microprocessor faults are much more difficult to isolate and correct than failures on a standard LSI chip.

At American Regitel Corp., San Carlos, Calif., application of a microprocessor made it possible to design a terminal combining stand-alone "intelligence" and peripheral-communications capability. Such mechanical attributes as communications routines are specified in read-only memory, while the logical attributes at the human and exterior interfaces are specified by instructions residing in random-access memory. The former are concerned with fixed procedures, while the latter must be variable to permit application of a wide range of sequences, tax tables, and keyboard checks.

Most of the jobs assigned to the controller are performed at the speed of the terminal operator, and the program responsible for driving the printer has a throughput of only 30 to 100 characters per second. Because the arithmetic is not a major difficulty, and transactions are done at human speeds (communications functions require logic throughput of 200 to 300 characters per second), a general-purpose microprocessor that could fetch in 3 to 10 microseconds was adequate, putting the task well within the capacity of 4-bit processors.

NCR presently employs Intel MCS-4 microprocessors in two products—a bank-teller terminal and a point-of-sale terminal—and will soon introduce four others that use microprocessors. Their functions are quite different.

Inside the NCR 279 financial terminal, for instance, microprocessors control the keyboard, printer, and credit-card reader, do the teller's arithmetic, transfer data, and act as computer-interrupt. In the NCR 255 supermarket register, the microprocessor is essentially a back-up element to provide the terminal stand-alone capability, should the remote computer-controller fail. The microprocessor makes it possible to do away with dual minicomputers to control terminals unless the customer wants the redundancy.

Another teller terminal using microprocessors has been built by Financial Data Science Inc., Orlando, Fla., and about 100 are presently in the field. The model 108 contains three MCS-4s—one for printer control, one to provide stand-alone processing in the event of communications failure to the central computer, and one to control the keyboard and perform calculations.

Microprocessor knowhow

Not only are microprocessors changing the design of equipment, they are also changing the demands on the designers who use them A list of the skills and tools needed for the new generation of microprocessor applications engineers, recently drawn up by Herman Schmid of General Electric, is awesome

He states that engineers must thoroughly comprehend the organization, operation, and performance of the processor's CPU; control of input/output; the organization and operation of RAMs, ROMs, and programable ROMs, plus such interface circuits as analog-to-digital and digital-to-analog converters; operation of peripheral equipment, the operation of multilevel priority-interrupt systems; the operation of control-panel circuits, and the operation of such various logic families as TTL, p-MOS, n-MOS, and C-MOS

But that's not all For designing firmware, this same engineer must also have extensive knowledge of programing This designer needs to be an expert in software for machine-level, micro-level, and assembler-language programing Finally, the microprocessor engineer must be familiar with such interface operations as the performance of converters and signal-conditioning

The first and third applications could have beeen performed by hard-wired logic, but stand-alone processing backup would have required a minicomputer. By applying the microprocessor to the keyboard, total package count was reduced 30%, and total cost was lowered to slightly less than what hard-wired logic would have been. In addition to the 108, which is meant for savings-and-loan institutions, the model 151 is also available for full-service automated bank tellers. It uses one microprocessor, essentially as a calculator.

Automating Inventory

The manufacturer that probably has the most units containing microprocessors in the field is MSI Data Corp., Costa Mesa, Calif. This firm has delivered about 10,000 portable data terminals for use in taking and recording inventory or other data at remote locations.





1. Economy car. One microprocessor will be used in an automobile for spark-ignition timing and exhaust-gas recirculation-valve control.

Each terminal contains one MCS-4 microprocessor.

The MSI battery-powered model 1100, which has semiconductor memory, and the model 2100, which has a magnetic-tape cassette, look like plump hand-held calculators, except that the keyboards have special symbols, and just below the LED displays are function switches for transferring data to telephone modems. Data such as supermarket inventory or warehouse stockroom supplies is entered through the keyboard and recorded either on a tape cassette or in solid-state memory, depending on which of the two models is used.

Afterwards, this data is communicated by telephone to a MSI receiver at some control location. Depending on the model used, 7,000 to 20,000 characters of information can be transmitted in less than three minutes, eliminating several data-handling steps required in manual or even punch-card procedures.

MSI originally designed these terminals with TTL to control the displays, computations, and interface circuits. Later models were converted to complementary-MOS chips to reduce battery-power dissipation. But the need for flexibility to meet a variety of uses for remote terminals made microprocessors attractive replacements for the control logic. At the same time, delays in delivery of standard chips made the change to microprocessors even more attractive.

Larry Hendricks, manager of the Electronic Engineering department for MSI, points out that previous experience in designing a minicomputer controller for data terminals was valuable in learning how to design with microprocessors. In fact, MSI now uses a minicomputer that it designed and built to serve as a communications controller to write the microprograms.

Hendricks complains that microprocessors are still difficult for many designers to learn to use because there's no easy applications track; hardware-oriented engineers stumble on the software, while software-oriented programers get confused by LSI technology.

He also cites three other current problems. First, he would like microprocessor manufacturers to stick with one device long enough to establish an industry standard such as the 1103 chip. Second, Hendricks is uncomfortable with single-source purchasing, particularly since MSI is now buying microprocessors in relatively large quantities to support production of about 1,000 portable data terminals a day. The third problem is the need for a more sophisticated system that nonprogramers can use for microprogramming.

While microprocessors are essentially used for what Hendricks calls "bit-banging," that is, simple and slow processing chores, he believes that there's a danger of trying to apply them for too many functions. "It may seem possible to substitute a microprocessor for every minicomputer," he says, "but you have to watch out that you're not sending a boy to do a man's job."

Singer patterns its own

Although most microprocessor users, especially commercial manufacturers, have been concerned with dependence on sole-source purchasing, Singer Corp., New York, has alleviated this situation by designing its own microprocessor at the firm's research laboratory in Fairfield, N.J. At least three semiconductor houses are qualified to use Singer's masks to produce the chip. In fact, one of the design constraints was to be conservative enough to keep producibility within the capability of at least two suppliers—not an easy task.

The result is the Advanced Byte-Oriented (ABO) microcomputer, an 8-bit, n-channel MOS processor measuring 191 by 202 mils. The 40-pin unit is designed for a variety of Singer products, including point-of-sale terminals built by the Business Machines division in San Leandro, Calif. It's microprogramed internally from a 6,000-bit ROM, rather than from separate chips.

One reason Singer designed its own microcomputer was to follow the course of its electronic end products into what the firm calls "distributed computing," that is, loading each piece of equipment with as much processing capability as possible. Thus, in a Singer POS terminal, the ABO is heavy on processing capability and light on arithmetic-calculation functions.

Microcomputers from semiconductor suppliers need both capabilities, whereas a custom design can downgrade the less important attribute. Of a total of 256 instruction codes, 50 are basic, and the instruction time is typically 10 microseconds. According to Singer, prototypes of its microprocessor are now being manufactured by two sources.

The Business Machines division presently has a terminal with a single microprocessor also of Singer de-





2. POS microprocessor. In a stand-alone point-of-sale terminal, the control unit carries out microinstructions stored in a ROM

sign. However, unlike the ABO, this unit has five 12-kilobit ROMs outboarded to instruct the microprocessor. The function of the microprocessor-control unit (Fig. 2) is to direct the flow of data between the I/O devices and the buffer memory and to perform arithmetic chores. All data transfers within the microprocessor and between it and the I/O devices are accomplished by means of a source-destination bus, consisting of a 5-bit source address, a 5-bit destination address, and a 6-bit data bus. Because each register inside the microprocessor and in the I/O devices is addressable, it can act as either the source or the destination in a data transfer. However, intercommunications are minimized, and interface requirements for the I/O devices are simple because the terminal is bus-oriented.

Steering for Detroit

An example of what an automobile-microprocessor system might look like is a Ford Motor Co. advanced development. Figure 1 shows the bare bones of a digital control system, designed to maximize fuel economy. It is being road-tested, but it won't be ready for a standard car for some time. This system uses two microprocessors and other custom-LSI devices to control timing of spark ignition and position the exhaust-gas-recirculation (EGR) valve by using several engine inputs.

Ford engineers decided to use a microprocessor because attempting to compensate an analog programable spark-timing controller over the worst-case of auto temperatures turned out to be more expensive than a digital control system. The microcomputer made it easier to program changes in engine design than to use hard-wired logic. Ford uses a 12-bit microprocessor with the program and associated coefficients, which describe the engine-control algorithm stored in a ROM.

The present engine-control software is contained in about 1,500 12-bit words. The system also includes an 8-bit analog-to-digital converter with an eight-channel multiplexer under CPU control to measure the outputs of engine and EGR-valve transducers. The key reason for using a microprocessor for this application is to be able to design the same hardware for all engine and transmission variations in several different models, changing only the software to match each car.

Actually the idea for computer-like management of timing, combustion control, emission control and transmission control has been considered by the advanced engineering departments of the auto Big Three for some time. There is also a possibility for microprocessors to handle such safety functions such as antiskid braking and on-board diagnostic systems.

The game's the thing

A unique, but significant, application of microprocessors to games is exemplified by a bowling game Bally Manufacturing Corp., Chicago, has been marketing since last October. Sold to distributors for $1,600, about 85 of the electronic game, Bally Alley, are now installed. Each contains one Intel 4004 CPU, four programable ROMs, a RAM, and one 1,024-bit ROM, in addition to some 250 discrete power transistors and silicon-controlled rectifiers.

The electronics package in Bally Alley is vital to give players the right "feel," not only in the scoring, but in the fall of the "pins," the roll of the "ball," and posting the odds normally associated with making various shots. None of this could have been done in the size and cost required of an arcade game without the microprocessor.

The microprocessor monitors the placement of the ball when it is sent down the lane by a player (one to four can play at any one time), keeps tabs on the pins, and metes out free games and credits. In controlling the scoring, the microcomputer tracks pin patterns. A player can decide at what place along the bottom of the lane to let go of the simulated ball, and the microprocessor calculates from program instructions how many balls have been used before recording the score on an incandescent-lamp display. Bally is now looking at microprocessors in 8-bit configurations for other games, as well as gambling equipment it builds.





Peripherals now, mainframes later

by Wallace B. Riley, Computers Editor

Although much of the shouting about microprocessors has been about consumer and industrial applications, these programable large-scale integrated circuits are also impinging on the way computer manufacturers themselves are designing data-processing systems.

For manufacturers of large mainframes, the impact is mainly in peripheral and control equipment because today's microprocessors are generally too slow and limited to perform large-scale processing. For minicomputer manufacturers, however, the low-cost versatile LSI processor goes to the very heart of their designs and promises to open up a whole range of higher-performance capabilities at lower costs.

A major advantage of microprocessors is the smoother design iterations that can be wholly or partially achieved by reprograming a microprocessor instead of rewiring a major part of a prototype design. These design iterations are necessary in almost any development cycle because the original specifications have to be modified as development proceeds. The goal is a design that meets the original specifications to some degree while being both manufacturable and marketable. In conventional designs, iterations often take the form of building and rebuilding a succession of prototypes—an expensive and time-consuming process.

The main use of microprocessors with the large mainframes has been in peripheral equipment and controllers. Their application inside the computers themselves has been like only a distant rumble of thunder because until now they have been too slow. However, a new generation of chips now on the drawing board promises to overcome that shortcoming.

Microprocessors have thus far proved of value primarily in low-cost, low-speed equipment, such as cathode-ray-tube terminals and magnetic-tape cassette drives. Their main benefits have been to facilitate customization and addition of power at a lower cost than previous designs and to increase the processing capabilities of remote terminals.

Makers of punched-card machines, floppy-disk-storage units, and devices of similar complexity say they may use microprocessors in their next design cycles. However, they have thus far found the LSI chips too slow or too limited in some other functions. These companies are expressing great interest in such microprocessors as Intel's new 8080 [*Electronics*, 4/18/74, p. 95], mainly because of its expanded instruction set and the order-of-magnitude increase in speed.

Microprocessors cut costs and reduce system complexity while simplifying customization of otherwise standard designs. For example, Beehive Medical Electronics Inc. of Salt Lake City, Utah, can adapt its Superbee terminal easily to a variety of applications because it uses the Intel 8008-1 chip. And, although the microprocessor replaces only some of the circuitry of the company's earlier model, it adds new functions and adapts easily to each customer's application.

A trend changes

Significantly, the burgeoning interest in microprocessors reverses one important trend that has been shaping up during the past few years—the execution in hardware of many functions traditionally left to the software. This tradition was established in the early days of computers, when gates cost $160 apiece and programers were paid clerical wages. These rates made the minimization of hardware imperative and the proliferation of software initially unimportant.

But since then, costs of hardware and software have moved inexorably in opposite directions. Today, some functions that would have cost astronomical amounts for 1954 hardware can be implemented now for little more than pocket money, while software has grown to almost unmanageable proportions in the form of operating systems, time-sharing, and so on—all in the name of efficient use of hardware.

The low cost of hardware has made microprocessors possible—simple enough not to require software of the complexity remotely resembling an operating system and cheap enough for inefficient use without adding significantly to the cost. As a result, some new functions can be implemented in software that considerably simplifies design and alteration—without the headaches associated with large software systems.

Peripherals and controllers benefit

In the peripheral devices themselves, microprocessors take a substantial load from a controller or central processor. For example, Digi-log Systems Inc., Horsham, Pa., uses microprocessors to control a display's refresh memory, its communications interface, its editing functions (inserting and deleting words, phrases, and paragraphs, and rearranging them as directed from the keyboard), as well as other display characteristics.

A variety of optional capabilities is available with the basic models. Customers select the capabilities they want, and modules programed to perform the desired tasks under software control are shipped with the system. In most other terminals, these functions are performed by hard-wired logic, which can be added or removed from a system only with difficulty.

However, some designers who have tried the Intel 8008 for these functions have criticized it as not being fast enough and not having a large enough instruction set to do an adequate job. Again, the 8080 chip is viewed as a substantial improvement, although it's still too new for users to have accumulated much experience with it.

The Beehive and Digi-log terminals illustrate one of two trends in the computer-terminal market—their microprocessor-based units offer greater power and a higher level of customization, yet at lower cost. The other trend is to the "dumb" terminal under control of the central computer, which provides a simple way to "look into" a computer to see what's going on. "There'll always be a market for a dumb terminal," says Richard Kaufman, director of marketing at Applied Digital Data Systems Inc., Hauppauge, N.Y. Because of these two extreme requirements, the intermediate terminal that has only a small amount of logic capability will disappear. But the best way for designers to keep up with the trend toward smarter and smarter terminals is to use microprocessors to provide the "smartness."

Building controllers

Builders of mechanical peripheral equipment that contains minimal electronic circuitry have no need for microprocessors. However, builders of controllers for this equipment, as well as the manufacturers that build both the mechanical devices and their electronic controls, are more enthusiastic about microprocessors for

Microprocessor aids the mini

Perhaps partly because of a certain degree of overselling by microprocessor manufacturers and partly because of misunderstandings of what a microprocessor is and what it can do, there has been some speculation that the advent of microprocessors means the end of the smaller minicomputers. This is most emphatically not true. On the contrary, by enhancing the capability of the minicomputer, the microprocessor opens a whole new range of applications for the minicomputer that it couldn't touch economically before.

In many of the new applications, the capabilities of microprocessors and minicomputers have been combined to increase the effectiveness of the entire system at only a small increase in cost. For example, David Methvin, president of Computer Automation Inc., describes attempts to drive a series of remote terminals from a single minicomputer. "It didn't work very well," says Methvin, "because the minicomputer's speed and short word length are generally adequate to drive no more than two or three terminals."

But by designing into each terminal a microprocessor to handle some local processing and relieve the control minicomputer of the drudgery, it can easily do the higher-level work for the entire network. "In this way," concludes Methvin, "the advent of the microprocessor creates a new market, not only for itself, but also for the minicomputer, which previously had to yield to something bigger and costlier."

Microdata Corp., Irvine, Calif., a leading producer of microprogramed minicomputers, has not yet begun using the single-chip p-channel-MOS microprocessors in any of its computers. However, Richard Vahlstrom, technical director, foresees a possible utilization of the devices in peripheral equipment whenever they become cost-effective. Meanwhile, Microdata has introduced its Micro-One, a one-board bipolar processor that is both software- and firmware-compatible with the company's older 800 and 1600 series minicomputers and with their peripherals [*Electronics*, 5/30/74, p. 142].

Digital Equipment Corp. and General Automation Inc. have already recognized this trend, as shown by their recent product announcements. General Automation now has two minicomputers based on silicon-on-sapphire microprocessors, while DEC's microprocessor module, an extension of its long-standing line of logic modules, is based on Intel's 8008 microprocessor—one of some 53 circuits on the card. The PDP-8/A is the company's latest version of the line with which it more or less invented the minicomputer market back in 1965. The original PDP-8 was a discrete-component computer in a big box 34 inches high and almost two feet square. But now the complete set of 79 PDP-8 instructions can be executed by an assembly of components on a single printed-circuit board measuring 15¾ by 8½ inches, not including the memory.

The PDP-8/A makes extensive use of LSI, but none of the circuits is a microprocessor. Future versions of this and other DEC computers may include circuits that would be called microprocessors today. William Hogan, marketing manager for logic products in DEC's components group, describes the microprocessor module as the first of a series of products that will use any appropriate semiconductor chips with the right combination of cost and performance.



1. Interface and control. Today's microprocessors are applied in computer systems primarily where they do not affect data flow, but that limitation will only last until their performance improves.

use in the interface and control sections of their machines (see Fig. 1). The interface section responds to signals from the central processor and generates status signals to it. The control section sets up the device controller for a particular task. But neither of these functions is concerned with the actual passage of data through the controller, which may involve such steps as serial-to-parallel conversion, assembly of words from bytes, and error detection and correction.

Although the enthusiasm of controller designers, like that of terminal designers, is tempered by the performance level of presently available microprocessors, they look forward to a new generation of microprocessors now on the drawing board. The higher performance of the new microprocessors will enable them to graduate to full use in the data path as well.

New single-chip processors made with silicon-on-sapphire and bipolar technologies are expected to promote such a graduation by reducing the typical execution time to the range of 50 to 500 nanoseconds (from today's 2 to 20 microseconds) and increasing the number of instructions toward 200 (from today's 40 to 75).



Specifically, Intel is reported to be working on a bipolar microprocessor that can execute instructions in as little as 500 nanoseconds. In MOS, Rockwell's Microelectronics Group, one of the earliest to exploit sapphire technology, is developing more powerful processor chips. They already supply devices to General Automation for their LSI microcomputer line. Also, Inselek Corp., Princeton, N.J., has proposed a C-MOS-on-sapphire microprocessor that could handle a data rate of 3 megabits per second with its cycle time of 300 ns. Inselek says the device will be available early in 1975.

For its paper-tape emulator, Remex, a unit of Ex-Cell-O Corp., Santa Ana, Calif., chose the Intel MCS-4, a chip set that includes the 4004 4-bit microprocessor. The emulator is a magnetic-tape cassette drive that works with a minicomputer like a paper-tape reader.

Currently, the programs for the emulator are stored in programable read-only memories—the kind that can be erased under ultraviolet light. Program bugs turned up by the first few customers can be easily corrected. Later, when change activity has died down somewhat, Remex plans to switch, perhaps first to fused-link ROMs, which can be updated but not erased, and eventually to masked ROMs that can't be changed in the field at all, except by physically exchanging one part for another.

Stamp out logic monsters

Decision Data Corp., also of Horsham, Pa., indicates great interest in microprocessors—particularly in data recorders. In these peripherals, a few microprocessors replace a multitude of interconnected integrated circuits. The company manufactures a line of punched-card machines—both the old standard 80-column type and the newer, smaller 96-column equipment for IBM's System/3 and similar computers. The line includes a data recorder, which is a sort of combination keypunch, card reader, card punch, and printer, with various other outputs available and usable either on line with a computer or as a stand-alone device.

"Data recorders are monsters in logic," says Thomas Richardson, vice president for engineering, referring to the multitudinous functions that the machines perform. Present designs, he says, use 700 to 800 small-scale integrated-circuit packages, plus as many as 400 signal lines to interconnected equipment—clearly a prime territory for an invasion by microprocessors. Richardson indicates that the company will begin to move in this direction before the end of 1974, initially with its own design implemented with medium-scale ICs and later graduating to bona fide LSI microprocessors.

Despite the advances already made, development of faster, more powerful microprocessors is continuing. Although today's microprocessors have word lengths of 4 to 8 bits and instruction-cycle times of 2 to 20 microseconds, at least one 12-bit unit has already been developed in Japan [*Electronics*, 3/21/74, p. 134]. And semiconductor manufacturers in the U.S. are working feverishly to increase speeds.

What's more, LSI processors being made with bipolar and SOS technologies are yielding processor chips that blur the distinctions between the capabilities of the microprocessor and the small minicomputer. Indeed, the LSI miniprocessor is already on the design bench.

Instruments



Systems are getting 'smarter'

by Michael J. Riezenman, Industrial Editor

Anyone who has ever twiddled the controls of a pulse generator, wasted a couple of hours trying to recall how to use a scope's delayed-sweep feature, or laboriously calculated the standard deviation of a set of measurements knows that it takes detailed knowledge and refined techniques to use a complex modern instrument properly and efficiently. But soon, microprocessors will bring about a new generation of "intelligent" instruments that will automatically relieve the operator of routine procedures. And most of these "smarter" instruments will be cheaper than the ones they replace.

Instruments can be made less costly because, in many cases, the software techniques used with microprocessors will be cheaper than the hard-wired logic and mechanical switches they replace. Probably multiinstrument systems can benefit even more because microcomputers should replace minicomputers or programable calculators in small systems and do much of the repetitious work so that much cheaper minicomputers or calculators can be designed into larger systems.

Many cost-related benefits can be expected from a whole new class of small computer-controlled instrument systems that would be too expensive if built with minicomputers or even programable calculators. And for large systems that need minicomputers as controllers, microprocessors may be able to make significant reductions in the costs of the computers by using them as preprocessors in the instruments that are controlled by, and are feeding data to, the minicomputers.

These reductions should be significant. The intelligent application of, say, $400 worth of microcomputer components in each of five or six instruments may make it possible to replace a Digital Equipment Corp. PDP-11/45 minicomputer that costs about $16,000 to $18,000 in an appropriate configuration, with a PDP-11/40 at a cost of about $12,000.

The straight bench instrument that can probably realize the greatest cost reduction by use of a microprocessor is the frequency synthesizer. A high-resolution synthesizer uses a large number of expensive electromechanical switches and a great deal of complex logic circuitry simply to tell the frequency-generating circuitry what to do. Replacing these switches with simpler, cheaper ones or with a keyboard and replacing the logic circuitry with a microprocessor will, in most cases, justify the cost of the microprocessor, even if it brings no other benefits.

Of course, microprocessors will provide a whole host of such other benefits as data-formatting for the instrument's input/output interface. Moreover, the microprocessor will enhance accuracy and reliability through the use of special routines for self-diagnosis and the elimination of systematic errors.

Automating testers

Already several manufacturers have introduced microprocessor-controlled instruments. Among them are the in-circuit IC testers built by Testline Inc., Titusville, Fla.; the model 76A automatic capacitance bridge made by Boonton Electrics Corp., Parsippany, N.J.; the Qualifier 901 IC tester made by Fairchild Systems Technology, Palo Alto, Calif.; the Digitrend 220 recorder made by Doric Scientific Corp., San Diego, Calif.; and the interfacing circuitry used by Tektronix Inc., Beaverton, Ore., to marry the digital processing oscilloscope with the company's model 31 programable calculator.

Most of these pioneering applications use the microprocessor more as a manipulator of bit patterns than as a number-cruncher. The microprocessors are used more to set up tests, perform interfacing chores, and control other subsystems than to process the data that the instruments have acquired.

The IC testers are perhaps the best examples of this emphasis, since, strictly speaking, these instruments acquire no numerical data at all. They use the microprocessors for the quick and easy setup of complex input-bit patterns and comparison of actual and expected output-bit patterns without resorting to either expensive minicomputers or so-called performance



1. Generalized instrument. Typical digital-readout instrument is really an analog machine with a lot of digital control and display circuitry tacked onto it (a). In particular, signal processing is performed by conventional analog means. With microprocessor, a-d converter is moved up front so that most processing can be done digitally (b). In both diagrams, signal paths are shown in color, and control lines are in black.

boards. One of the additional benefits of the Qualifier 901 is a thorough self-test routine. Under control of the microprocessor, the machine checks itself out every time a program is loaded into it.

While they use the microprocessors largely for control, the Boonton capacitance bridge and the Doric recorder also exploit the processor's ability to do a bit of numerical calculation, as well. The capacitance bridge directly measures only capacitance and conductance. It then processes these numbers to find such quantities as equivalent series resistance, equivalent parallel resistance, Q, dissipation factor, and percentage of deviation from a preset reference.

The Doric Digitrend 220 recorder is programed with a set of linearizing equations for various thermocouples. Instead of using different linearizing networks for each of the six common thermocouples (types J, K, T, E, S, and R), the instrument does it all with software. (See p. 87 for more details on this instrument.)

A generalized microprocessor-controlled instrument and its conventional digital counterpart are shown in Fig. 1. The exact nature of the instrument is not specified, but it may either be a two-channel voltmeter or a wattmeter.

The main point is that the conventional version of the generalized instrument (Fig. 1a) does all of its processing, which may include such difficult operations as multiplication and linearization before the output is digi-

tized. Also, the conventional instrument needs lots of logic circuitry to control the making of the measurement, to format the digital display, and to handle the I/O interface with any other equipment to which it may be connected in a system.

The microprocessor-controlled instrument, on the other hand, (Fig. 1b) converts the data into digital form as close to the front end as possible and does all of its signal processing digitally. Its potential for cost reduction comes from the capability of a single microprocessor to do the signal processing and also handle all of the interfacing and formatting chores that would require literally hundreds of TTL packages.

Getting 'smart'

The most dramatic impact of microprocessors on instrumentation will be in the creation of new "smart" instruments for a host of new applications. A smart instrument is one that performs a significant amount of internal arithmetic processing. From a number of inputs (either signals or switch positions), it calculates an output to display and/or performs additional processing.

Indeed, smart instruments, like people, may be expected to come with a wide range of intelligence. At the low end of the spectrum may be a digital voltmeter for communications applications that can be programed to make, say, 1,000 measurements and then display their mean and standard deviation. For this, the microprocessor, together with associated control memory and I/O circuitry, would perform all the logic-management functions.

Assuming that very fast measurement times aren't needed, such a system could be built of one of today's 8-bit n-channel microprocessors, together with, say, eight 1-kilobit random-access memories to supply 8,000 bits of main memory and the associated read-only memory for control, plus I/Os. The entire system could be implemented with fewer than 20 LSI packages—only a tenth of the more than 200 standard TTL circuits that would be needed.

A somewhat smarter instrument might modify its own behavior as a result of its calculations. An example of such an instrument already exists—it is Hewlett-Packard Co.'s model 3805A distance meter. This surveyor's tool measures distances by measuring the time required for an infrared beam to travel from the instrument to a reflector and back.

Since atmospheric perturbations can affect the readings, the meter is programed to make 3,000 measurements and to calculate their mean and standard deviation. Then, if the standard deviation is within a specified limit, the mean is displayed as an accurate reading. If the standard deviation is out of spec, the meter makes as many additional measurements as are necessary to get it within spec. If, after it has made 32,000 measurements, the instrument still fails to get a sufficiently good standard deviation, it displays the mean in flashing numerals to tell the operator that the measurement conditions are less than ideal.

The next level of instrument made possible by microprocessors could, by today's standards, be called geniuses. These instruments will probably be most noteworthy for their high degree of human engineering. Their value may best be appreciated by considering the hairy problems that one may encounter when using a complex pulse generator or oscilloscope. Highly skilled engineers, not to mention technicians and service personnel, can easily waste several hours refamiliarizing themselves with instruments that they haven't used for several months. Even an instrument that one has used every day can present problems if someone else borrows and returns it with some small, seldom-used, control out of its usual position.

Building 'geniuses'

Microprocessors can and will be used to generate a "genius" class of instruments, but how it will be done is uncertain. One can imagine an oscilloscope that has had most of the knobs and switches replaced by a keyboard through which one punches in such parameters as the sweep speeds, vertical sensitivities, and triggering modes needed for any particular application.

Seldom-changed controls might be automatically set to preprogramed states from which they could be changed, via the keyboard, if desired. The status of the machine could be presented on the cathode-ray tube by a character-generator similar to the one already available on Tektronix' 7000 series scopes. In addition to simply presenting the machine's status, the CRT readout could also warn of incompatible instructions or of valid, but unusual, measurement conditions.

In a sense, oscilloscopes and other measurement tools aren't difficult to deal with because they present the user with displays, which, if abnormal, warn that corrective action is needed. The myriad possibilities for error in setting up signal generators, synthesizers, and other signal sources, on the other hand, can drive an engineer to a psychiatrist. Few users of pulse-generators can claim that they have never set the pulse width to a duration longer than the period defined by the selected repetition rate. And on some complex two-channel pulsers



Who invented the microprocessor?

Intel Corp certainly deserves the credit for exploiting the microprocessor concept and was the first to market microprocessors, although much credit must also go to the many companies and individuals who contributed in some way to the development of large-scale integration

Remember Viatron? In 1968, the Burlington, Mass., firm startled the world by announcing its intention to build a data-handling system that would rent for $40 a month in its basic configuration [*Electronics*, Oct. 14, 1968, p. 193] Heart of the Viatron unit was an 8-bit microprocessor run by a primitive program in a read-only memory But the company encountered serious financial and management problems, and it went bankrupt after about two years.

Meanwhile, General Electric Co found itself designing integrated logic circuits for some of its terminals duplicating much of the work from project to project, but not generating enough volume on any one of them to justify the use of custom-designed LSI—until somebody thought of a customized *programable* LSI circuit GE then developed an eight-chip basic logic unit, or BLU, that could be used without change with different programs in many different terminal designs—essentially what is done today with microprocessors

that have separate controls for such settings as amplitude, offset, delay, pulse width, and trigger mode, the fact that these highly interactive controls have been set wrong is not always obvious.

The microprocessor can unravel that complexity. If all of the instrument's operating information is fed in through a small keyboard-controlled processor, the instrument could simply refuse to accept an input that is incompatible with earlier instructions. Alternatively, electronic stops could be programed into the machines, and a small light-emitting-diode display could be positioned above a vernier pulse-width control. As the control is rotated to increase the pulse width, the display would reflect its position, so long as the pulse width did not conflict with any other control settings.

If such a conflict arises, the machine might be programed to ignore the control setting and to set only the maximum pulse width that could be accommodated. The LED display would keep the operator informed of what is happening by always showing the actual pulse width being generated, regardless of the front-panel control setting.

Although each of the ways in which a microprocessor might be used in an instrument has been discussed as a separate idea, it should be clear that, at least until their prices are reduced considerably, the devices will be used primarily in applications where they can perform several functions.



Most industry sources agree that an instrument would have to sell for at least $2,000 to $3,000 to justify the inclusion of a microprocessor. There is no upper limit to the size of instrumentation systems in which microprocessors could be included, since even systems large, complex, and costly enough to justify the use of a minicomputer may benefit from the inclusion of microprocessors as preprocessors.

Peak picker

Such an application might be in an analytical chemistry laboratory, where a single, fairly small minicomputer could control, say, two or three mass spectrometers and a dozen gas chromatographs if each of them were equipped with a microprocessor programed to act as a peak-picker. The outputs of these analytical instruments, if drawn by a chart recorder, are typically a series of peaks separated by nulls. Unfortunately, closely spaced peaks tend to blend into each other, which makes it difficult to decide exactly where the peaks are.

An experienced human operator can locate the peaks by eye, but it takes a fairly complex computer program to do the job. If the computer is to do all the peak-picking, it would have to be an extremely fast machine with a lot of memory. Adding the microprocessors brings the task well within the capabilities of a minicomputer of modest size.

Improvements are imminent

Thus far, only a handful of commercially available instruments contain microprocessors. But this state of affairs in no way indicates a lack of interest in them by the major instrument houses. Quite the contrary.

Although details are not yet available, it is clear that microprocessors are responsible for previously unavailable or unaffordable capabilities that will be offered in several new meters, counters, signal sources, and oscilloscopes before this year is out. The designers of these instruments speak of "totally new approaches to the making of measurements" but, understandably, they refuse to elaborate on what that means right now. However, the next six months promise plenty of excitement for the makers and users of electronic instrumentation.

Design



Blending hardware and software

by Wallace B Riley, Computers Editor

It's a whole new world, but it's really not all that different from what the engineer is accustomed to. Supposedly, EEs experienced in the conventional approach to design—flip-flops and gates—might expect to encounter difficulty expressing their design ideas in term of software. But, although the end result of a software development effort looks different on paper from the traditional logic diagram, it is basically identical.

An engineer's usual approach begins with a set of functional specifications, which he translates into a block diagram and then reduces to the level of individual gates. The completed design is assembled on a breadboard, built into a prototype, and then, with a series of tests and redesigns, reduced to a form that can be manufactured in volume and sold at a profit. Meanwhile, it may be undergoing simulation on a computer as part of the design refinement.

Likewise, software design begins with functional specifications, but it is translated into a sequence of instructions, rather than into an array of gates. The paper design usually involves a flow chart, which shows events graphically in the proper order, together with conditions that can cause the order of events to change. The first step can be a high-level flow chart, which closely resembles the block diagram. This is broken down into a form in which each block in the flow chart represents a single instruction in the program. Standardized shapes of blocks in the flow diagram have evolved (Fig. 1) so that one person can more easily follow the logic of another person's work. [For an example of applying a flow chart to either the hardware or software implementation of a specific design, see *Electronics*, Oct. 11, 1973, p.97.]

For some individuals, software is a problem until they get the hang of it. At some companies, teaching engineers how to program and programers the limits of hardware has turned out to be a great enlightenment on both sides. But the highly motivated people who undertook the project knew that understanding microprocessor software would be essential sooner or later, and they have managed to overcome any obstacles to understanding. Still other companies have assigned the task to younger engineers who had no previous strong commitment to either hardware or software designs, and who, therefore, made the transition easily.

In the last analysis, any intelligent person who can lay out a procedure accurately one step at a time can learn to write a program for a microprocessor.

Support is essential

Some users and potential users of microprocessors express concern about the level of software support from the manufacturer. Since microprocessors come from semiconductor houses, those users fear the vendors don't have the capacity to offer the assistance that is expected from the IBMs or the DECs.

The concern is largely unfounded because the need for software support, compared to the requirements of large computers, is small indeed. But to the extent that microprocessor users have had no previous exposure to computers, they may need to be led through thickets of unfamiliar concepts to get their applications working.

Support for a large general-purpose computer is significantly different from support for a minicomputer, and it differs even more from the kind of support that a microprocessor user will need. And since a general-purpose computer is likely to cost its user hundreds of dollars an hour, he doesn't want to shut it down even momentarily if he can avoid it—not even to load new programs into it. To protect him from unnecessary expense, manufacturers offer operating systems, which are software packages designed to keep the machine running under all but the most catastrophic conditions, as well as various aids that simplify the task of writing programs for the large computer.

But a minicomputer is likely to be operated in a dedicated application so that a single program runs over and over indefinitely. Furthermore, it's sufficiently inexpensive that its occasional stopping between jobs or when an error occurs is only an inconvenience, not a major expense. Minimakers also offer support, in the



1. Flow-diagram conventions. These are among standard shapes that simplify communications via flow charts. Also often used are specific input/output functions, such as a torn sheet of paper for a printout, a tape reel for magnetic tape, or a cylinder for a disk or drum.

form of some kinds of programing aids and perhaps a relatively low-level time-sharing system. Of course, there's maintenance of the hardware, but this is far short of the support that is expected from the manufacturer of a general-purpose computer.

None of this kind of support applies in any way to microprocessors, except possibly in the form of higher-level programing languages like PL/M [*Electronics*, 6/27/74 p. 103]. Like the average passenger automobile, a microprocessor remains economically feasible, even though it may be "parked" 90% of the time. Its program is likely to be wholly in a read-only memory, making it even more dedicated than a dedicated mini. It doesn't even need hardware maintenance, because it can't be patched the way a board or chassis can.

For users wholly unacquainted with the art and science of computer application, extensive support from the vendor will be necessary. By and large, this support is available now—in the form of users' manuals, programing manuals, application notes, and similar documentation—and it shows no signs of abating. Put in all probability, using microprocessors won't be a wholly new experience for most people. Many engineers have already used minicomputers in some form or have enlisted the aid of various computer-aided-design programs. And, as indicated previously, most of those who have already tried microprocessors haven't found the software a serious problem.

Processors and product costs

How microprocessors boost profits

by William Davidow, Intel Corp., Santa Clara, Calif.

When the first single-chip microprocessors were introduced two years ago, few designers or project managers could foresee how massively these devices would influence creation of new products and services. To most, the microprocessor was merely another interesting LSI device to be evaluated and built with some memory and interface chips into prototype equipment.

But as designers became familiar with the early microprocessors and equipment began to benefit from them, respect grew for their capability and versatility. Rapidly there arose an awareness throughout the electronics industries that the microprocessor was indeed a significant extension of computer technology. Suddenly, the concept of distributed computer power became a reality, applicable to a host of new equipment.

There are compelling and fundamental reasons for the dramatic success of today's microprocessors:

- Manufacturing costs of products can be significantly reduced by designing around microprocessors.
- Development costs and time are reduced.
- Products can be rushed to the market faster, which enables a company to seize advantages in sales and market share.
- Product capabilities are enhanced, and manufacturers can economically add features that boost profits.
- Product reliability is increased, leading to a corresponding reduction in both the cost of service and warranties.

Microprocessors enable designers to replace hardware with software. Using programed logic, they can

ROM size (bits)	Gates replaced	ICs replaced
2,048	128 – 256	13 – 25
4,096	256 – 512	25 – 50
8,192	512 – 1,024	50 – 100
16,384	1,024 – 2,048	100 – 200

now substitute a handful of ICs for a large number of conventional random-logic networks. In such a system, the information about logical sequences and the output responses provided from input signals are stored in a few memory chips instead of in relatively expensive interconnect patterns on printed-circuit cards.

Use of microprocessors saves money and time at every stage of the product's life cycle. These savings are passed on to the customer in products with greater capabilities and higher reliability than has ever before been attainable. Microprocessors are not only improving the performance of established products, they are bringing about completely new products. They are beginning to permeate every walk of life.

Memory replaces random logic

If microprocessors were fast enough with their programable techniques, they could replace all hard-wired logic. But as the speed of new generations of microprocessors is increased, they will move into more and more designs now implemented with conventional ICs. And although each new application has its unique structure, it's possible to estimate the package reduction that accrues when hard-wired random logic is replaced by programable techniques.

Again, the microprocessor replaces logic by storing program sequences in memory, rather than implementing these sequences with gates and flip-flops. While it is impossible to prove quantitatively, designers use a rough rule that they can replace one gate by using 8 to 16 bits of memory. Therefore, if the average hard-wired logic circuit contains on the order of 10 gates, Table 1 indicates that a single 4,096-bit read-only-memory can replace 50 MSI packages. Each new 16,384-bit ROM save as many as 200 IC packages in every design. No wonder system designers are being so quickly convinced of the capability of microprocessors to reduce IC complexity.

Reducing manufacturing costs

Clearly, reduced IC complexity translates directly into reduced product costs. Table 2, which presents a detailed analysis of the sources of these surprisingly high costs, shows that the average sale price of an integrated circuit today is approximately 50 cents. Incoming inspection and testing cost an average of 5 cents more.

Many companies are now buying aged and tested circuits for their applications to increase system reliability, and this adds about 15 cents to unit costs. A simple printed-circuit card may cost as little as 25 cents for each IC position, but the average cost in most applications for high-quality cards is closer to 50 cents. (In some systems, costs of sophisticated multilayer cards can go as high as $1 per location, and if wire-wrap assemblies are used, the cost per IC position can reach the $2 mark.)

IC	$ 50
Incoming inspection	.05
Pc card	50
Fabrication	[illegible]
Board test and rework	[illegible]
Connector	05
Discretes	.05
Wiring	[illegible]0
Power	.0
Cabinetry, fans, etc.	10
Total	$ 1.60

Next, board test and rework add another dime to system cost, while the cost of a connector, divided by the number of ICs per printed-circuit card, frequently exceeds 5 cents. Then the system requires such components as resistors, capacitors, and power-bus bars, which add another 5 cents per IC.

Systems frequently average one wire or more per IC position, and the wires—even those installed by automatic equipment—frequently cost more than 10 cents each. Finally, the cost of power supplies and mechanical packaging add another 20 cents. Altogether, the minimum system cost approaches $2 per IC.

Table 3 shows the potential system saving in manufacturing costs that can be achieved by using a microprocessor. The savings are derived by assuming that the typical manufacturer can save $1.50 to $3 by displacing a single IC, after which the cost of implementing an equivalent system with a microprocessor is taken into account. In moderate volumes, a system such as the MCS-4, made up of 16,384 bits of ROM, a processor, and a minimal amount of RAM, can be purchased for less than $100. This system has the potential of displacing $150 to $600 of manufacturing cost in a system.

Reducing development time

Use of microprocessors simplifies nearly every phase of product development. Because of the extensive design aids and support supplied with microprocessors, it

ROM size (bits)	IC replaced	Savings
2,048	13 – 25	$19.50 – $78
4,096	25 – 50	$37.50 – $150
8,192	50 – 100	$75.00 – $300
16,384	100 – 200	$150.00 – $600

	Conventional system	Programed logic
Product definition		Simplified because of ease of incorporating features
System and logic design	Done with logic diagrams	Can be programed with design aids (compilers, assemblers, editors)
Debug	Done with conventional lab instrumentation	Software and hardware aids reduce time
Pc card layout		Fewer cards to lay out
Documentation		Less hardware to document
Cooling and packaging		Reduced system size and power consumption eases job
Power distribution		Less power to distribute
Engineering changes	Done with yellow wire	Change program in PROM

is relatively easy to develop applications programs that tailor the devices to the systems and then implement these systems in very short turn-around times. Indeed, a principal reason for the increasing popularity of microprocessors is the speed with which products can be developed, designed, and rushed to the market. Discussions with system designers indicate development cycles have frequently been shortened by as much as six to 12 months to only a few weeks.

Table 4 tabulates a number of the steps in a system-development cycle and the effects of the microprocessor on the design-cycle time—designing becomes easier, faster and less costly. Surprisingly, product definition is frequently speeded up as soon as the decision is made to use a microprocessor because the incremental cost for adding features to the system is usually small and can be easily estimated.

For example, adding such features as automatic tax-computation to an electronic cash register may require only the addition of a single ROM, which has a minimal effect on total system cost, power dissipation, and packaging requirements. But adding the same function by means of IC logic might require two or three fairly large pc cards filled with SSI and MSI logic packages.

Building around microprocessors also reduces the time needed for system design. When the engineer decides to use a microprocessor, he designs by programing—potentially a more organized and faster way to design than by using logic diagrams. What's more, the ready availability of extensive software aids, such as simulators, assemblers, editors, compilers, and monitors, reduces the cost of program development. These aids also reduce the time needed for system debugging. Pc-card layout time is reduced simply because fewer cards need to be laid out.

Getting to market fast

When product-design cycles can be shortened, obviously new products can be rushed to the market faster. This permits companies to either beat out the competition or effectively respond to competitive moves. Figure 1 shows what typically happens in a competitive program when one company beats another to the market. Assuming that both companies have about the same marketing capability, the company that introduces the product first usually can gain a greater share of the market (Fig. 1a) and reach a mature sales volume more quickly.

Figure 1(b) shows the price erosion characteristic of most products during their life cycles. This erosion means that the company introducing the product first will not only sell more but will sell at a higher price. In



1. Market jump. Microprocessor design helps get equipment to the market fast, resulting in a greater share of market than second entry (a) as product matures. What's more, first product shows a slower rate of price erosion (b).

FIRST PRODUCT			
Year	Price	Unit sales	Income
1	$1.00	.25	$ .25
2	90	1.00	.90
3	.80	1.00	.80
4	70	.75	.52
5	.60	25	.16
		Total	$ 2.63

SECOND PRODUCT			
Year	Price	Unit sales	Income
1	$1.00	0	$ 00
2	90	.25	23
3	.80	.75	.60
4	70	.50	.35
5	60	.10	.05
		Total	$ 1.24

this hypothetical example, the first product to the market generates about twice the total income that the second product does (Table 5). As a result, the advantage gained by application of a microprocessor to achieve early product introduction can have a much greater impact than merely reducing manufacturing costs.

Again, since product features can be added to equipment built around microprocessors simply by adding more program storage, many manufacturers are taking advantage of this characteristic to increase the value of their products. For instance, makers of point-of-sale-equipment are adding automatic tax-computation to cash registers by merely increasing the ROM size. Instrument makers are adding automatic calibration to their instruments. Makers of vehicular-traffic-light controllers are adding automatic sensing of traffic loads to their basic equipment and adjusting the duration of the signals. From a profitability point of view, these optional features, many of which are requested by the customer, are frequently sold at 10 to 20 times the cost of adding them. Some companies have been able to earn sizable profits from marginal products and services through the application of microcomputers.

Because the danger of their failure is eliminated by replacing many ICs, the use of a microprocessor can significantly increase system reliability. A digital system fails most frequently because interconnects fail. The use of a typical 16-pin IC will introduce approximately 36 interconnections in a system (16 interconnections from the chip to the lead frame, 16 from the lead frame to the pc card, two interconnections from the pc card to the back plane, and two interconnections from back-plane point to back-plane point).

If one ROM eliminates 50 ICs, then it eliminates approximately 1,800 interconnections. While little data exists to prove the point, it is believed that the reliability of the electronic portion of a system can be increased by a factor of 5 to 10 by use of microprocessors.

Finally, consider the bottom line. Table 6 presents a comparison based on information from users of the profit-and-loss statements of a hypothetical product line

	Without microcomputers	With microcomputers
Sales	100%	100%
Cost of goods sold	−55	−45
Gross margin	45%	55%
Development		
Engineering	8%	6%
Documentation	1.5	1
Warranty	1.5	1
Marketing	20	20
G & A	3	3
Engineering and marketing costs	34%	31%
Before-tax profit	11%	24%

before and after the use of microprocessors. The product using the microcomputer has a smaller final cost because the manufacturing costs of systems containing microcomputers are generally lower than those built with conventional ICs, and the enhanced capability of many microprocessor-system products enables manufacturers to charge more for their equipment.

In addition, the shortening of development cycles and the elimination of much documentation can save a company another 2.5%. Warranty and service costs, such as those associated with stocking spare parts and training service engineers, can also be greatly reduced. The net effects of all these savings can frequently increase product-line profits by 10% to 20%.

The challenge is here. The design and cost advantages of putting computation and decision-making into equipment are clear messages to product-planning managers for all kinds of manufacturers, many of whom have been outside of the orbit of the electronics industries. These technical managers are finding that the use of microprocessors can affect such basic ingredients of corporate success and failure as manufacturing costs, market share, development costs, time, system reliability, and serviceability. The advantages of microprocessors have been demonstrated already. The challenge now is to use them wisely. □

Want to learn more about microprocessors?

Here are some additional articles on microprocessors that have been published in *Electronics*:

Kildall, Gary, "High-level language simplifies microcomputer programming," April 27, p 103

Altman, Laurence, "Single-chip microprocessors open doors to new applications," April 18, p 81

Shima, Masatoshi, and Faggin, Federico, "An switch to n-MOS microprocessor gets a 2 μs cycle time," April 18, p 95

Young, Link, Bennett, Tom, and Lavell, Jeff, "N-channel MOS technology yields new generation of microprocessors," April 18, p 88

Tarui, Tadaaki, Nammoto, Keyi, and Takahashi, Yukiharu, "Twelve-bit microprocessor nears minicomputer's performance level," March 21, p 111

Electronics staff, "The minicomputer comes on," Oct 25, 1973, p 98

Gladstone, Bruce, "Designing with microprocessors instead of wired logic asks more of designers," Oct 11, 1973, p 91

DIRECTORIO DE ASISTENTES AL CURSO DE MICROPROCESADORES: TEORIA Y APLICACIONES (DEL 19 AL 31 DE JULIO DE 1976)

NOMBRE Y DIRECCION	EMPRESA Y DIRECCION
1. MIGUEL ANGEL ALANIS MARIN Coquimbo 714-3 Naucalpan México 10, D. F.	LOGICA, S. A. Avila Camacho No. 80-104 Col. Lindavista México 14, D. F.
2. ING. ALEJANDRO ANDREU BARRERA Miguel Laurent 964-1 Col. Narvarte México 12, D. F. Tel: 5-59-23-47	INSTITUTO MEXICANO DEL PETROLEO Av. de los Cien Metros No. 152 San Bartolo Atepehuacan Tel: 5-67-66-00 Ext. 2355
3. ALVARO ARROYO SANCHEZ Churubusco 137 Metropolitana Edo. de México Tel: 5-58-71-13	INSTITUTO DE ASTRONOMIA, UNAM Torre de Ciencias 2o. Piso Ciudad Universitaria México 20, D. F. Tel: 5-48-53-05
4. JORDI IÑAKI AUSTRICH SENOSIAIN Sur 67-A No. 133 Col. Prado Ermita México 13, D. F. Tel: 5-39-11-69	UNIVERSIDAD NACIONAL AUTONOMA DE MEXICO México 20, D. F.
5. ING. SERGIO BALANDRAN ROCHA Portal No. 53 Los Laureles Ecatepec, México Tel: 5-69-50-52	INSTITUTO MEXICANO DEL PETROLEO Av. de los 100 Metros No. 152 México, D. F.
6. ENRIQUE A. CALLES RUIZ Rio Nazas No. 65-45 Col. Cuauhtémoc México 5, D. F.	TELEFONOS DE MEXICO, S. A. Parque Vía No. 198 Col. Cuauhtémoc México 5, D. F. Tel: 5-18-12-48
7. LIC. VICTOR M. CARBAJAL CASTAÑEDA Unidad Cultlahuac 59-B-402 Col. Cosmopolita México 16, D. F. Tel: 5-56-03-12	FACULTAD DE INGENIERIA, UNAM Ciudad Universitaria México 20, D. F. Tel: 5-48-65-00 Ext. 444

DIRECTORIO DE ASISTENTES AL CURSO DE MICROPROCESADORES: TEORIA Y APLICACIONES (DEL 19 AL 31 DE JULIO DE 1976)

NOMBRE Y DIRECCION	EMPRESA Y DIRECCION
8. EDUARDO COLLADO MEDINA Pte. Coatzacoalcos No. 15 Casas Aleman México 14, D. F.	TELEFONOS DE MEXICO, S. A. Ernesto Pugibet No. 12 México 1, D. F. Tel: 5-18-25-80
9. SALVADOR C. CUEVAS CARDONA Paseo de la Reforma 668-813 Tlatelolco México 3, D. F.	INSTITUTO DE ASTRONOMIA, UNAM Ciudad Universitaria México 20, D. F. Tel: 5-29-36-57
10. RAFAEL FERNANDEZ FLORES Circuito Misioneros M-33-A Cd. Satélite Edo. de México Tel: 5-62-95-01	ENEP-C Cuautitlan-Izcalli
11. ARMANDO FLORES GARCIA Payta No. 656 Col. Lindavista México 14, D. F.	BANCO DE LONDRES Y MEXICO, S.A. 16 de Septiembre No. 38 México, D. F. Tel: 5-86-30-52
12. ARTURO GAMBOA ALDECO Heriberto Frías 925-8 Col. del Valle México 12, D. F. Tel: 5-23-27-29	INSTITUTO DE ASTRONOMIA, UNAM Torre de Ciencias 2o. Piso Ciudad Universitaria México 20, D. F. Tel: 5-48-53-05
13. ING. OCTAVIO FLORENTINO GARCIA N. Av. IPN 2221 Edif.3-C-106 Col. Lindavista México 14, D. F. Tel: 5-86-66-75	IPN-ESIME Unidad Profesional de Zacatenco México, D. F.
14! ING. ELENA GOMEZ RICARDEZ Genova 107 Valle Dorado Tlalnepantla, Edo. de México Tel: 3-79-33-50	INSTITUTO MEXICANO DEL PETROLEO Av. de los Cien Metros No. 152 Col. Industrial Vallejo México 14, D. F.
15. ING. ARNO KOSAK México, D. F.	

DIRECTORIO DE ASISTENTES AL CURSO DE MICROPROCESADORES: TEORIA Y APLICACIONES (DEL 19 AL 31 DE JULIO DE 1976)

NOMBRE Y DIRECCION	EMPRESA Y DIRECCION
16. SR. ERIK KOSAK México, D. F.	
17. GERTRUDIS KURZ DE LARA Av. Copilco No. 76 B-3-404 México 20, D. F. Tel: 5-48-76-68	FACULTAD DE CIENCIAS, UNAM Ciudad Universitaria México 20, D. F.
18. ING. ARTURO LEON ROMANOS Futbol 173-6 Col. Country Club México 21, D. F.	FACULTAD DE CIENCIAS, UNAM Ciudad Universitaria México 20, D. F.
19. ING. FRANCISCO J. LOPEZ ROMAN Av. Copilco 76 Edif. A-7 Dep.502 Copilco Insurgentes San Angel México 22, D. F. Tel: 5-48-87-89	FABRICA DE PAPEL LORETO Y PEÑA POBRE Av. San Fernando No. 329 México, D. F.
20. ING. J. MIGUEL MADINAVEITIA V. Camelia No. 8-G Col. Florida México 20, D. F.	INSTITUTO DE INGENIERIA, UNAM Ciudad Universitaria México 20, D. F. Tel: 5-48-97-92
21. ING. FEDERICO C. MARTIN POLO Alcatraces No. 121 Sta. Mónica, Edo. de México Tel: 3-97-84-28	ENEP-C, UNAM Cuautitlan-Izcalli
22. ING. ARTURO MARTINEZ RODRIGUEZ Las Rosas 28 Cumbres San Mateo Edo. de México	ESIME Unidad Profesional Zacatenco IPN Col. Lindavista México 14, D. F.
23. ING. GILBERTO MARRUFO QUIRINO Secundino Bellas 101 Salamanca, Gto.	ESCUELA DE INGENIERIA DE LA UNIVERSIDAD DE GUANAJUATO Prolongación Tampico Salamanca, Gto.
24. ING. ARTURO G. MIGUEL Y CARVALLO Lago Mask 398 México 17, D. F. Tel: 5-45-20-09	FACULTAD DE MEDICINA, UNAM Ciudad Universitaria México 20, D. F.

DIRECTORIO DE ASISTENTES AL CURSO DE MICROPROCESADORES: TEORIA Y APLICACIONES (DEL 19 AL 31 DE JULIO DE 1976)

NOMBRE Y DIRECCION	EMPRESA Y DIRECCION
25. ING. PATRICIO F. MEJIA Y CAREAGA Coapa No. 124 Depto. 401 Col. Toriello México 22, D. F. Tel: 5-73-60-13	FAIRCHILD MEXICANA, S. A. Blvd. A. López Mateos No. 163 Col. Mixcoac México, D. F.
26. ING. ROBERTO QUAAS W. Calle Crestón 209 Pedregal de San Angel México 20, D. F. Tel: 5-68-07-07	INSTITUTO DE INGENIERIA,UNAM Ciudad Universitaria México 20, D. F. Tel: 5-48-97-92
27. CARLOS PAEZ CRUZ Edificio A-Depto. 3 Unidad Sta. Cruz Meyehualco Mexico 13, D. F.	INSTITUTO MEXICANO DEL SEGURO SOCIAL Paseo de la Reforma No. 476 México 6, D. F. Tel: 5-25-90-20
28. ING. FERNANDO RAMIREZ MONROY Fco. 3 Musica No. 46 Col. Constitución de. 1917 México 13, D. F.	COMISION DE ESTUDIOS DEL TERRITORIO NACIONAL San Antonio Abad No. 124 México 8, D. F.
29. ING. LUIS R. RIGO LEMINI Monte Alban No. 17 Col. Narvarte México 12, D. F. Tel: 5-19-47-91	INSTITUTO MEXICANO DEL PETROLEO Av. de los 100 Metros No. 152 México, D. F.
30. FIS. ELFEGO G. RUIZ SCHNEIDER Mimosas No. 61 Contadero Cuajimalpa México 18, D. F.	INSTITUTO DE ASTRONOMIA,UNAM Torre de Ciencias Ciudad Universitaria México 20, D. F. Tel: 5-48-53-05
31. ING. HECTOR RUIZ VERAZA Sara 4612 Col. Guadalupe Tepeyac México 14, D. F. Tel: 5-17-41-59	I.P.N. Unidad Profesional Zacatenco México, D. F.

DIRECTORIO DE ASISTENTES AL CURSO DE MICROPROCESADORES: TEORIA Y APLICACIONES (DEL 19 AL 31 DE JULIO DE 1976)

NOMBRE Y DIRECCION	EMPRESA Y DIRECCION
32. ING. SALVADOR SAHAGUN VALDIVIA Av. del Taller Ret. 38 Casa 24-A Col. Jardín Balbuena México 9, D. F. Tel: 5-52-23-59	ESIME-IPN Unidad Profesional Zacatenco México, D. F.
33. ING. SERGIO SALES México, D. F.	INSTITUTO DE INGENIERIA,UNAM Ciudad Universitaria México 20, D. F. Tel: 5-48-97-92
34. ING. JOSE H. SALINAS ALTES Rinconada Diligencias 19-A Lomas Verdes Naucalpan Edo. de México Tel: 5-72-52-57	INSTITUTO MEXICANO DEL PETROLEO Av. de los 100 Metros No. 152 México 14, D. F. Tel: 5-67-66-00 Ext. 2358
35. ING. AUGUSTO SANCHEZ CIFUENTES Vicente Suárez No. 120-11 Col. Condesa México 11, D. F. Tel: 5-53-37-74	FACULTAD DE INGENIERIA,UNAM Ciudad Universitaria México 20, D. F. Tel: 5-50-00-40
36. ING. RENE SAUL Otate 369 Pedregal San Francisco México 21, D. F. Tel: 5-54-83-00	PROVEEDORA ELECTRONICA, S.A. Prol. Moctezuma Ote. 24 México 21, D. F.
37. ARMANDO H. SOLAR SCHULTZ Retorno 5 de Av. Taller No. 19 Col. Jardín Balbuena México 8, D. F. Tel: 5-52-18-75	INSTITUTO DE ASTRONOMIA,UNAM Torre de Ciencias 7o. Piso México 20, D. F.
38. RICARDO SUAREZ LOPEZ Moreno 425-A Col. del Valle México 12, D. F. Tel: 5-43-27-20	INTELEX P.A. de los Santos No. 70 México, D. F.

DIRECTORIO DE ASISTENTES AL CURSO DE MICROPROCESADORES: TEORIA Y APLICACIONES (DEL 19 AL 31 DE JULIO DE 1976)

	NOMBRE Y DIRECCION	EMPRESA Y DIRECCION
39.	ANTONIO A. TENE MARTINEZ Manuel Navarrete No. 26 Col. Algarin México 8, D. F. Tel: 5-19-64-84	K.C. DE MEXICO, S. A. Monterrey 529 Col. Roma México 7, D. F. Tel: 5-74-74-33
40.	ING. VICTOR M. VILCHIS SANDOVAL Edificio Uxmal Depto. 1 Unidad Independencia México 20, D. F. Tel: 5-95-28-96	
41.	A. TEODORO VILLAFUETE CARREON Serafín Olarte 223 Col. Vértiz Narvarte México 13, D. F. Tel: 5-39-58-35	QUALITY DIGITAL Sevilla 618 Col. Portales México 13, D. F. Tel: 5-39-91-66
42.	MIGUEL A. ZAMORA CARRANZA Edificio 9 Depto. 604 Col. Villa Olimpica México, D. F.	CONSEJO DE RECURSOS NATURALES Niños Héroes y Dr. navarro México, D. F.