


centro de educación continua división de estudios superiores facultad de ingeniería, unam



A LOS ASISTENTES A LOS CURSOS DEL CENTRO DE EDUCACION CONTINUA

Las autoridades de la Facultad de Ingeniería, por conducto del Jefe del Centro de Educación Continua, otorgan una constancia de asistencia a quienes cumplan con los requisitos establecidos para cada curso. Las personas que deseen que aparezca su título profesional precediendo a que nombre en la constancia, deberán entregar copia del mismo o de su cedula a más tardar el SEGUNDO DIA de clases, en las oficinas del Centro con la señorita encargada de inscripciones.

El control de asistencia se llevará a cabo a través de la persona encar gada de entregar las notas del curso. Las inasistencias serán computadas por las autoridades del Centro, con el fin de entregarle constancia solamente a elos alumnos que etengan un mínimo del 80% de asistencia.

Serrecomienda_a_los-asistentes-participarzactivamente-con_sus_ideas_y experiencias; pues-los-cursos que-ofrece-el-Centro-están-planeados para-que-los-profesores:expongan=una tesis, pero-sobre todo; para-que-coordi-nen-las-opiniones-de todos-los-interesados-constituyendo-verdaderos se-minarios...

Es muy importante que todos los asistentes llenen y entregen su hoja - de inscripción al inicio del curso. Las personas comisionadas por alguna institución deberán pasar a inscribirse en las oficinas del Centro en la misma forma que los demás asistentes, entregando el oficio respectivo.

Con objeto de mejorar los servicios que el Centro de Educación Continua ofrece, al final del curso se hará una evaluación a tráves de un cues-tionario diseñado para emitir juicios anónimos por parte de los asistentes.



centro de educación continua

ingeniería,

de estudios superiores división facultad d e

unam



CUESTIONARIO PARA EL DIRECTORIO GENERAL	PARA USO EXCLUSIVO DEL C E C
	ALTA SI MODIFICACION SI
1,— INSTRUCCIONES GENERALES.	<u> </u>
	ara contestar las preguntas en las líneas ó en os semicuadros escriba, letras y en los cua-
B. — Escriba un solo caracter por di	ros pondrá números según sea la respuesta
NOTA : No se haga ninguna anotación	ue se pide, n en los cuadros sombreados.
NOMBRE DEL CURSO :	FOLIO: 1 5
NOTA : Separe mediante una coma (,) el (los) 2.— REGISTRO FEDE RAL DE CAUS.: 42 AÑO MES DIA 51 4.— TELEFONO 5.—	3 CEDULA PROFESIONAL:
7 DIRECCION PARTICULAR :	
CALLE, NUMERO Y N	NUMERO INTERIOR. 41
COLONIA Y/O CIU	JDAD. ZONA POSTAL 72 73
ESTADO 74 76	8- TITULO PROFESIONAL 76 77

ESPECIALIDAD

	•				·
10.— DIRECCION DE OF	ICINA: CALLE, NUMERO Y NU	JMERO INTERIOR			41
42	COLONIA Y/O CIUD)AD.		ZON POS	TAL: 72 73
ESTAC	DO 74 76			A 3	M 7
17.— ASOCIACIONES A	LAS QUE PERTENECE :		•		
PRINCIPAL :					
OTRAS:					
,		[2 13	A 4	M 8
	DE CHA DE ELABORACION	_DE 19		FIRMA	· ~ -
	RA USO EXCLUSIVO DEL O	ENTRO DE EDUC	ACION CON	TINUA	
CODIFICO:	REVISO:	ОВ	SERVAC	IONES:	

Fecha	, Duración	INTRODUCCION A LAS MINICOMPUTADORAS (FDP-11) 1979	Profesor
lulio 6	17 a 21 h	I ELEMENTOS DE UNA COMPUTADORA	ING. MARCIAL PORTILLA ROBERTSON
" 7	9 a 13 h	II ARQUITECTURA DE PDP-11	DR. ADOLFO GUZMAN ARENAS
" 7	13 a 14 h	COMIDA -	
" 7	14 a 18 h	III MODOS DE DIRECCIONAMIENTO	ING. LUIS CORDERO BARBOA
" 13	17 a 21 h	IV CONJUNTO DE INSTRUCCIONES	M. EN C. MARCIAL PORTILLA ROBERTSON
'' 14	9 a 13 h	IV CONJUNTO DE INSTRUCCIONES	FI 17 +1
" 14	13 a 14 h	COMIDA .	•
" 14	14 a 18 h	V MANEJO DE SUBRUTINAS	DR. ADOLFO GUZMAN ARENAS
" 20	17 a 21 h	VI MANEJO DE ENTRADA/SALIDA	ING. DANIEL RIOS ZERTUCHE
" 21	9 a 13 h	LABORATORIO (Lab.de Computación, F.I.)	ING. LUIS CORDERO BARBOA
	13 a 14 h	COMIDA	
	14 a 18 h	LABORATORIO	11 11 11 11
" 2 7	17 a 21 h	VII APLICACIONES	DR. VICTOR GEREZ GREISER
" 2 8	9 a 13 h	LABORATORIO (Lab. de Computación, F.I.)	ING, DANIEL RIOS ZERTUCHE
	13 a 14 h	COMIDA	
	14 a 15 h	LABORATORIO .	tt n · · · · · · · · · · · · · · · · · ·
¹ nd	00		

			~
·			

DIRECTORIO DE PROFESORES DEL CURSO INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11) 1979.

ING. LUIS CORDERO BARBOA
Jefe de Laboratorio de Computación
Facultad de Ingeniería
UNAM
México 20, D.F.
Tel. 550.52.15 Ext. 4750

DR. VICTOR GEREZ GREISER Profesor Titular Ingeniería Mecánica y Electrica Facultad de Ingeniería UNAM México 20,D.F. Tel. 550,52,15 Ext.3746

DR. ADOLFO GUZMAN ARENAS Investigador Instituto de Investigaciones en Matemáticas Aplicadas y en Sistemas UNAM México 20, D.F. Tel. 550. 52. 15 Ext. 4584 y 4585

M. EN C. MARCIAL PORTILLA ROBERTSON (Coordinador)
Jefe de la Sección de Computación
Edificio de Ingeniería Mecánica y Eléctrica
Facultad de Ingeniería
UNAM
México 20, D.F.
Tel.550.52.15 Ext.3746

ING. DANIEL RIOS ZERTUCHE ORTUÑO
Jefe del Porte Técnico
Coordinación de Informática
S.H.C.P.
Palacio Nal. Edif. 6-2°
México 1,D.F.
Tel. 522, 37, 81

		1
		I
		1
		I
		I
¢		. 1
		1
		I
		7

CURSO: INTRODUCCION A LAS MINICOM-PUTADORAS (PDP-11) MANT. DEL INTERES (AMENJDAD, FACILIDAD DE EXPRESION, COMU NICACION CON LOS ASISTENTES) EFICIENCIA EN EL USO DE AYUDAS AUDIOVISUALES DOMINIO DEL TEMA FECHAS: Del 6 al 28 de Julio, 1979. Elementos de una Computadora(Portilla) ^rquitectura de PDP-11 (Guzmán) Modos de Direccionamiento (Cordero) Conjunto de Instrucciones (Portilla) Manejo de subrutinas (Guzmán) Manejo de entrada/salida (Ríos) Laboratorio (Cordero) Aplicaciones (Gerez) Laboratorio (Ríos) escala de Evaluaçión del 1 al 10 'enas. 27, VI, 79.

		•		
~	•			

EVALUACION DEL CURSO

	CONCEPTO	EVALUACION
1.	APLICACION INMEDIATA DE LOS CONCEPTOS EXPUESTOS	
2.	CLARIDAD CON QUE SE EXPUSIERON LOS TEMAS	
•	GRADO DE ACTUALIZACION LOGRADO CON EL CURSO	
4.	CUMPLIMIENTO DE LOS OBJETIVOS DEL CURSO	
5.	CONTINUIDAD EN LOS TEMAS DEL CURSO	
6.	CALIDAD DE LAS NOTAS DEL CURSO	
7.	GRADO DE MOTIVACION LOGRADO CON EL CURSO	

ESCALA DE EVALUACION DE 1 A 10

- -				

. 1	¿Qué le pareció el	ambiente del Centro	de Educación Continua?
	Muy agradable 🔙	Agradable [Desagradable [
2.	Medio de comunicad	ción por el que se er	iteró del curso:
	Periódico Excélsior 🔲	Periódico Novedades	Folleto del Curso
	Cartel mensual	Radio Universidad	Comunicación carta, teléfo no, verbal, etc.
3.	Medio de transpor	te utilizado para ver	nir al Palacio de Minerfa;
	Automóvil particular	Metro	Otro medio
₽.	¿Qué cambios haría	usted en el program	na para tratar de perfecci <u>o</u>
	:Recomendaria al ca	irso a otras personas	3? Si No No
•	ZNCComendalia el co	ilso a otras personas	s: 31[_] NO [_]
5.	¿Qué curso le gusta nua?	eria que ofreciera el	Centro de Educación Cont <u>i</u>
' -	¿Qué servicios dese cursos?	aría que tuviese el	CEC para los asistentes a
3.	Otras sugestiones:	-	•
		·	

		•	
			I
	•		
			1
			I
			I



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO 1: ELEMENTOS DE UNA COMPUTADORA

M. en C. MARCIAL PORTILLA R. JULIO-79

1

SYSTEMS PROGRAMMING JOHN J. DONOVAN

background

This book has two major objectives: to teach procedures for the design of software systems and to provide a basis for judgement in the design of software. To facilitate our task, we have taken specific examples from systems programs. We discuss the design and implementation of the major system components.

What is systems programming? You may visualize a computer as some sort of beast that obeys all commands. It has been said that computers are basically people made out of metal or, conversely, people are computers made out of flesh and blood. However, once we get close to computers, we see that they are basically machines that follow very specific and primitive instructions.

In the early days of computers, people communicated with them by on and off switches denoting primitive instructions. Soon people wanted to give more complex instructions. For example, they wanted to be able to say X = 30 = Y; given that Y = 10, what is X? Present day computers cannot understand such language without the aid of systems programs. Systems programs (e.g., compilers, loaders, macro processors, operating systems) were developed to make computers better adapted to the needs of their users. Further, people wanted more assistance in the mechanics of preparing their programs.

Compilers are systems programs that accept people-like languages and translate them into machine language. Loaders are systems programs that prepare machine language programs for execution. Macro processors allow programmers to use abbreviations. Operating systems and file systems allow flexible storing and retrieval of information (Fig. 1-1).

There are over 100,000 computers in use now in virtually every application. The productivity of each computer is heavily dependent upon the effectiveness, efficiency, and sophistication of the systems programs.

In this chapter we introduce some terminology and outline machine structure and the basic tasks of an operating system.

C.

FIGURE 1.1 Foundations of systems programming

1.1 MACHINE STRUCTURE

We begin by sketching the general hardware organization of a computer system (Fig. 1.2).




FIGURE 1.2 General hardware organization of a computer system

Memory is the device where information is stored. Processors are the devices that operate on this information. One may view information as being stored in the form of ones and zeros. Each one or zero is a separate binary digit called a bir. Bits are typically grouped in units that are called words, characters, or bytes. Memory locations are specified by addresses, where each address identifies a specific byte, word, or character.

The contents of a word may be interpreted as data (values to be operated on) or instructions (operations to be performed). A processor is a device that performs a sequence of operations specified by instructions in memory. A program (or procedure) is a sequence of instructions.

Memory may be thought of as mailboxes containing groups of ones and zeros. Below we depict a series of memory locations whose addresses are 10,000 through 10,002.

Address	Contents	1
10,000	0000 0000 0000 0001	
10,001	0011 0000 0000 0000	
10,002	0000 0000 0000 0100	N

An IBM 1130 processor treating location 10,001 as an instruction would interpret its contents as a "halt" instruction. Treating the same location as numerical data, the processor would interpret its contents as the binary number 0011 0000 0000 0000 (decimal 12,288). Thus instructions and data share the same storage inedium.

Information in memory is coded into groups of bits that may be interpreted as characters, instructions, or numbers. A code is a set of rules for interpreting groups of bits, e.g., codes for representation of decimal digits (BCD), for characters (EBCDIC, or ASCII), or for instructions (specific processor operation codes). We have depicted two types of processors: Input/Output (I/O) processors and Central Processing Units (CPUs). The I/O processors are concerned with the transfer of data between memory and peripheral devices such as disks, drows, printers, and typewriters. The CPUs are concerned with manipulations of data stored in memory. The I/O processors execute I/O instructions that are stored in memory; they are generally activated by a command from the CPU. Typically, this consists of an "execute I/O" instruction whose argument is the address of the start of the I/O processor (commonly called I/O channels).

The 1/O instruction set may be entirely different from that of the CPU and may be executed stynchronously (simultaneously) with CPU operation. Asynchronous operation of 1/O channels and CPUs was one of the earliest forms of multiprocessing. Multiprocessing means having more than one processes operating on the same memory simultaneously.

Since instructions, like data, are stored in memory and can be treated as data, by changing the bit configuration of an instruction — adding a number to it — we may change it to a different instruction. Procedures that modify themselves are

.

called impure procedures. Writing such procedures is poor programming practice. Other programmers find them difficult to read, and moreover they cannot be shared by multiple processors. Each processor executing an impure procedure modifies its contents. Another processor attempting to execute the same procedure may encounter different instructions or data. Thus, impure procedures are not readily reusable. A pure procedure does not modify itself, To ensure that the instructions are the same each time a program is used, pure procedures (re-centrant code) are employed.

1.2 EVOLUTION OF THE COMPONENTS OF A PROGRAMMING SYSTEM

1.2.1 Assemblers

Let us review some aspects of the development of the components of a programming system.

At one time, the computer programmer had at his disposal a basic machine that interpreted, through hardware, certain fundamental instructions. He would program this computer by writing a series of ones and zeros (machine language), place them into the memory of the machine, and press a button, whereupon the computer would start to interpret them as instructions.

Programmers found it difficult to write or read programs in machine language. In their quest for a more convenient language, they began to use a mnemonic (symbol) for each machine instruction, which they would subsequently translate into machine language. Such a mnemonic machine language is now called an assembly language. Programs known as assemblers were written to automate the translation of assembly language into machine language. The input to an assembler program is called the source program; the output is a machine language translation (object program).

1.2.2 Loaders

Once the assembler produces an object program, that program must be placed into memory and executed. It is the purpose of the loader to assure that object programs are placed in memory in an executable form.

The assembler could place the object program directly in memory and transfer control to it, thereby causing the machine language program to be executed.

However, this would waste core¹ by leaving the assembler in memory while the user's program was being executed. Also the programmer would have to retranslate his program with each execution, thus wasting translation time. To overcome the problems of wasted translation time and wasted memory, systems programmers developed another component, called the loader.

A loader is a program that places programs into memory and prepares them for execution. In a simple loading scheme, the assembler outputs the machine language translation of a program on a secondary storage device and a loader is placed in core. The loader places into memory the machine language version of the user's program and transfers control to it. Since the loader program is much smaller than the assembler, this makes more core available to the user's program.

The realization that many users were writing virtually the same programs led to the development of "ready-made" programs (packages). These packages were written by the computer manufacturers or the users. As the programmer became more sophisticated, he wanted to mix and combine ready-made programs with his own. In response to this demand, a facility was provided whereby the user could write a main program that used several other programs or subroutines. A subroutine is a body of computer instructions designed to be used by other routines to accomplish a task. There are two types of subroutines: closed and open subroutines. An open inbroutine or macro definition is one whose code is inserted into the main program (flow continues). Thus if the same open subroutine were called four times, it would appear in four different places in the calling program. A closed subroutine can be stored outside the main routine, and control transfers to the subroutine. Associated with the closed subroutine are two tasks the main program must perform: transfer of control and transfer of data.

Initially, closed subroutines had to be loaded into memory at a specific address. For example, if a user wished to employ a square root subroutine, he would have to write his main program so that it would transfer to the location assigned to the square root routine (SQRT). His program and the subroutine would be assembled together. If a second user wished to use the same subroutine, he also would assemble it along with his own program, and the complete machine language translation would be loaded into memory. An example of core allocation under this inflexible loading scheme is depicted in Figure 1.3, where core is depicted as a linear array of locations with the program areas shaded.

¹Main memory is typically implemented as magnetic cores; hence memory and core are used armonymously.




FIGURE 1.3 Example core allocation for absolute loading

Note that program I has "holes" in core. Program 2 overlays and thereby destroys part of the SQRT subroutine.

Programmers wished to use subroutines that referred to each other symbolically and did not want to be concerned with the address of parts of their programs. They expected the computer system to assign locations to their subroutines and to substitute addresses for their symbolic references.

Systems programmers noted that it would be more efficient if subroutines could be translated into an object form that the loader could "relocate" directly behind the user's program. The task of adjusting programs so they may be placed in arbitrary core locations is called relocation. Relocating loaders perform four

- 1. Allocate space in memory for the programs (allocation)
- 2. Resolve symbolic references between object decks (linking)
- 3. Adjust all address-dependent locations, such as address constants, to correspond to the allocated space (relocation)
- 4. Physically place the machine instructions and data into memory (loading).

The various types of loaders that we will discuss ("compile-and-go," absolute. relocating, direct-linking, dynamic-loading, and dynamic-linking) differ primarily in the manner in which these four basic functions are accomplished.

The period of execution of a user's program is called execution time. The period of translating a user's source program is called assembly or compile time. Load time refers to the period of loading and preparing an object program for

1.2.3 Macros

To relieve programmers of the need to repeat identical parts of their program,

operating systems provide a macro processing facility, which permits the programmer to define an abbreviation for a part of his program and to use the abbreviation in his program. The macro processor treats the identical parts of the program defined by the abbreviation as a macro definition and caves the definition. The macro processor substitutes the definition for all occurrences of the abbreviation (macro call) in the program.

In addition to helping programmers abbreviate their programs, macro facilities have been used as general text handlers and for specializing operating systems to individual computer Installations. In specializing operating systems (systems generation), the entire operating system is written as a series of macro definitions. To specialize the operating system, a series of macro calls are written. These are processed by the macro processor by substituting the appropriate definitions, thereby producing all the programs for an operating system.

1.24 Compilers

As the user's problems became more categorized into areas such as scientific, business, and statistical problems, specialized languages (high level languages) were developed that allowed the user to express certain problems concisely and easily. These high level languages - examples are FORTRAN, COBOL, ALGOL, and PL/I - are processed by compilers and interpreters. A compiler is a program that accepts a program written in a high level language and produces an object program. An interpreter is a program that appears to execute a source program as if it were machine language. The same name (FORTRAN, COBOL, etc.) is often used to designate both a compiler and its associated language.

Modern compilers must be able to provide the complex facilities that programmers are now demanding. The compiler must furnish complex accessing methods for pointer variables and data structures used in languages like PL/I. COBOL, and ALGOL 68. Modern compilers must interact closely with the operating system to handle statements concerning the hardware interrupts of a computer (e.g. conditional statements in PL/I).

1.2.5 Formai Systems

A formal system is an uninterpreted calculus, it consists of an alphabet, a set of words called axioms, and a finite set of relations called rules of inference. Examples of formal systems are: set theory, boolean algebra, Post systems, and Backus Normal Form. Formal systems are becoming important in the design, implementation, and study of programming languages. Specifically, they can be

¢

1.3 EVOLUTION OF OPERATING SYSTEMS

Just a few years ago a FORTRAN programmer would approach the computer with his source deck in his left hand and a green deck of cards that would be a FORTRAN compiler in his right hand. He would:

- Place the FORTRAN compiler (green deck) in the card hopper and press
 the load button. The computer would load the FORTRAN compiler.
- Place his source language deck into the card hopper. The FORTRAN compiler would proceed to translate it into a machine language deck, which was punched onto red cards.
- 4. Place his newly translated object deck in the card hopper. The loader would load it into the machine.
- Place in the card hopper the decks of any subroutines which his program called. The loader would load these subroutines.
- Finally, the forder would transfer execution to the user's program, which
 might require the reading of data cards.

This system of multicolored decks was somewhat unsatisfactory, and there was strong motivation for moving to a more flexible system. One reason was that valuable computer time was being wasted as the machine stood idle during cardhandling activities and between jobs. (A job is a unit of specified work, e.g., an assembly of a program.) To eliminate this waste, the facility to batch jobs was provided, permitting a number of jobs to be placed together into the card hopper to be read. A batch operating system performed the task of batching jobs. For example the batch system would perform steps I through 6 above retrieving the FORTRAN compiler and loader from secondary storage.

As the demands for computer time, memory, devices, and files increased, the efficient management of these resources became more critical. In Chapter 9 we discuss various methods of managing them. These resources are valuable, and inefficient management of them can be costly. The management of each resource has evolved as the cost and sophistication of its use increased.

In simple batched systems, the memory resource was allocated totally to a

single program. Thus, if a program did not need the entire memory, a portion of that resource was wasted. Multiprogramming operating systems with pertitioned core memory were developed to circumvent this problem. Multiprogramming allows multiple programs to reside in separate areas of core at the same time. Programs were given a fixed portion of core (Multiprogramming with Fixed Tasks (MFT)) or a varying-size portion of core (Multiprogramming with Variable Tasks (MVT)).

Often in such partitioned memory systems some portion could not be used since it was too small to contain a program. The problem of "holes" or unused portions of core is called fragmentation. Fragmentation has been minimized by the technique of relocatable partitions (Burroughs 6500) and by paging (XDS 940, HIS 645). Relocatable partitioned core allows the unused portions to be condensed into one continuous part of core.

Paging is a method of memory allocation by which the program is subdivided into equal portions or pages, and core is subdivided into equal portions or blocks. The pages are loaded into blocks.

There are two paging techniques: simple and demand. In simple paging all the pages of a program must be in core for execution. In demand paging a program can be executed without all pages being in core, i.e., pages are fetched into core as they are needed (demanded).

The reader will recall from section 1.1 that a system with several processors is termed a multiprocessing system. The traffic controller coordinates the processors and the processes. The resource of processor time is allocated by a program known as the scheduler. The processor concerned with I/O is referred to as the I/O processor, and programming this processor is called I/O programming.

The resource of files of information is allocated by the file system. A segment is a group of information that a user wishes to treat as an entity. Files are segments. There are two types of files: (1) directories and (2) data or programs. Directories contain the locations of other files. In a hierarchical file system, directories may point to other directories, which in turn may point to directories or files.

Thre-sharing is one method of allocating processor time. It is typically characterized by interactive processing and time-slicing of the CPU's time to allow quick response to each user.

A virtual memory (name space, address space) consists of those addresses that may be generated by a processor during execution of a computation. The memory space consists of the set of addresses that correspond to physical memory locations. The technique of segmentation provides a large name space and a good

protection mechanism. Protection and sharing are methods of allowing controlled

1.4 OPERATING SYSTEM USER VIEWPOINT: FUNCTIONS

From the user's point of view, the purpose of an operating system (monitor) is to assist him in the mechanics of solving problems. Specifically, the following functions are performed by the system:

- 1. Job sequencing, scheduling, and traffic controller operation
- 2. Input/output programming
- 3. Protecting Itself from the user; protecting the user from other users
- 4. Secondary storage management
- 5. Error handling

Consider the situation in which one user has a job that takes four hours, and another user has a job that takes four seconds. If both jobs were submitted simultaneously, it would seem to be more appropriate for the four-second user to have his run go first. Based on considerations such as this, job scheduling is automatically performed by the operating system. If it is possible to do input and output while simultaneously executing a program, as is the case with many computer systems, all these functions are scheduled by the traffic controller.

As we have said, the I/O channel may be thought of as a separate computer with its own specialized set of instructions. Most users do not want to learn how to program it (in many cases quite a complicated task). The user would like to simply say in his program, "Read," causing the monitor system to supply a program to the I/O channel for execution. Such a facility is provided by operating systems. In many cases the program supplied to the I/O channel consists of a sequence of closely interwoven interrupt routines that handle the situation in this way: "Hey, Mr. t/O Channel, did you receive that character?" "Yes, I received it." "Are you sure you received it?" "Yes, I'm sure," "Okay, I'll send another one." "Fine, send it." "You're sure you want me to send another one?"

An extremely important function of an operating system is to protect the user from being hurt, either muliciously or accidentally, by other users; that is, protect him when other users are executing or changing their programs, files, or data bases. The operating system must insure inviolability. As well as protecting users from each other, the operating system must also protect itself from users who, whether maliciously or accidentally, might "crash" the system.

Students are great challengers of protection mechanisms. When the systems

programming course is given at M.I.T., we find that due to the large number of students participating it is very difficult to personally grade every program run on the machine problems. So for the very simple problems - certainly the first problem which may be to count the number of A's in a register and leave the answer in another register - we have written a grading program that is included as part of the operating system. The grading program calls the student's program and transfers control to it. In this simple problem the student's program processes the contents of the register, leaves his knower in another register, and returns to the grading program. The latter checks to find out if the correct number has been left in the enswer register. Afterwards, the grading program prints out a listing of all the students in the class and their grades. For example:

VITA KOHN RACHEL BUXBAUM JOS LEVIN INCORRECT LOFTI ZADEH CORRECT

On last year's run, the computer listing began as follows:

JAMES ARCHER CORRECT **ED MCCARTHY** CORRECT INCORRECT **ELLEN NANGLE** JOHN SCHWARTZ

(We are not sure how John Schwartz did this; we gave him an A in the course.) Secondary storuge management is a task performed by an operating system in confunction with the use of disks, tapes, and other secondary storage for a user's programs and data.

An operating system must respond to errors. For example, if the programmer should overflow a register, it is not economical for the computer to simply stop and wait for an operator to intervens. When an error occurs, the operating system must take appropriate action.

1.5 OPERATING SYSTEM USER VIEWPOINT: BATCH CONTROL LANGUAGE

Many users view an operating system only through the batch system control cards by which they must preface their programs. In this section we will discuss a simple monitor system and the control cards associated with it. Other more complex monitors are discussed in Chapter 9.

Monitor is a term that refers to the control programs of an operating system. Typically, in a batch system the jobs are stacked in a card reader, and the monitor system sequentially processes each job. A job may consist of several separate programs to be executed sequentially, each individual program being called a job step. In a batch monitor system the user communicates with the system by way of a control language. In a simple batch monitor system we have two classes of control cards: execution cards and definition cards. For example, an execution card may be in the following format:

```
// step name | EXEC | name of program to be autoused, Argument 1, Argument 2
```

The job control card, a definition card, may take on the following format:

```
// job name JOB (User name, identification, expected time was, times to
be printed out, expected number of cards to be printed
out.
```

Usually there is an end-of-file card, whose formal might consist of /*, signifying the termination of a collection of data. Let us take the following example of a FORTRAN job.

```
//EXAMPLE
             JOB
                     DONOVAN.
                                  T168.1.100.0
//STEP1
             EXEC
                     FORTRAN, NOPURCH
          READ 9100.N
          DO 1001 = 1.N
          12 - [*]
          [3 - [*]*]
      100 PRINT $100, I, IZ, I3
     $100 FORMAT (210)
          END
//STEP2
             EXECLOAD
//STEP3
             EXECOBIECT
```

The first control card is an example of a definition card. We have defined the user to be Donovari. The system must set up an accounting file for the user, noting that he expects to use one minute of time, to output a hundred lines of output, and to punch no cards. The next control card, EXEC FORTRAN, NOPUNCH, is an example of an execution card; that is, the system is to execute the program FORTRAN, given one argument — NOPUNCH. This argument allows the monitor system to perform more efficiently; since no cards are to be punched, it need not utilize the punch routines. The data to the compiler is the FORTRAN program shown, terminated by an end-of-file card /*.

The next control card is another example of an execution card and in this

case causes the execution of the loader. The program that has just been compiled will be loaded, together with all the routines necessary for its execution, where upon the loader will "bind" the subroutines to the main program. This job step upon the loader will "bind" the subroutines to the main program. This job step upon the loader will "bind" the subroutines to the main program is another execution card, causing the monitor system to execute the object program just compiled. The data card, 10, is input to the program and is followed by the end-of-

The simple loop shown in Figure 1.4 presents an overview of an implementation of a batch monitor system. The monitor system must read in the first card, presumably a job card. In processing a job card, the monitor saves the user's name, account number, allotted time, card punch limit, and line print limit. If the next control card happens to be an execution card, then the monitor will load the corresponding program from secondary storage and process the job step by transferring control to the executable program. If there is an error during processing, the system notes the error and goes back to process the next job step.




FIGURE 1.4. Main loop of a simple betch monitor system

1.8 OPERATING SYSTEM USER VIEWPOINT: FACILITIES

For the applications-oriented user, the function of the operating system is to provide facilities to help solve problems. The questions of scheduling or protoction are of no interest to him; what he is concerned with is the available software. The following facilities are typically provided by modern operating systems:

- 1. Assemblers
- 2. Compilers, such as FORTRAN, COBOL, and FLS
- 3. Subroutine libraries, such as SINE, COSINE, SQUARE ROOT
- 4. Linkage editors and program loaders that bind subroutines together and prepare programs for execution
- 5. Utility routines, such as SORT/MERGE and TAPE COPY
- Application packages, ruch as circuit analysis or simulation.
- 7. De bugging facilities, such as program tracing and "core dumps"
- 8. Data management and file processing
- 9. Management of system hardware

Although this "facilities" aspect of an operating system may be of great interest to the user, we feel that the answer to the question, "Flow many compilets does that operating system have?" may tell more about the orientation of the manufacturer's marketing force than it does about the structure and effectiveness of the operating system.

1.7 SUMMARY

The major components of a programming system are:

1. Assembler

laput to an assembler is an assembly language program. Output is an object prograin plus information that enables the loader to prevere the object program for execution.

2. Macro Processor

A metro cell is an abbreviation (or name) for some code. A matro definition is a sequence of code that has a name (macro call). A macro processor is a program that substitutes and specializes macro definitions for mucro calls.

3. Louder

A loader is a routine that loads an object program and prepares it for execution.

BACKGROUND

There are various loading schemes: absolute, relocating, and direct-linking. In general, the loader must load, relocate, and link the object program.

4. Compilers

A compiler is a program that accepts a source program "in a high-level language" and produces a corresponding object program.

6. Operating Systems

An operating system is concerned with the allocation of resources and services. such as memory, processors, devices, and information. The operating system correspondingly includes programs to manage these resources, such as a ineffic controller, a scheduler, memory management module, I/O programs, and a file system.

Input-Output Devices



DIGITAL PRINCIPLES AND APPLICATIONS

MALVIO/LEACH

In any digital system it is necessary to have a link of communication between manand machine. This communication link is often called the "man-machine interface" and it presents a number of problems. Digital systems are capable of operating on information at speeds much greater than man's, and this is one of their most important attributes. For example, a large-scale digital computer is capable of performing more than 500,000 additions per second.

The problem here is to provide data input to the system at the highest possible rate. At the same time, there is the problem of accepting data output from the system at the highest possible rate. The problem is further magnified since most digital systems do not speak English, or any other language for that matter, and some system of symbols must therefore be used for communication there is at present a considerable amount of research in this area, and some systems have been developed which will accept spoken commands and give oral responses on a limited basist.

Since digital systems operate in a binary mode, a number of code systems which are binary representations have been developed and are being used as the language of communication between man and machine, to this chapter we discuss a number of these codes and, at the same time, consider the necessary input-output equipment,

The primary objective of this chapter is to acquire the ability to

- 1. Explain how Hollerith code and ASCII code are used in input/output media.
- Discuss techniques for magnetic recording of digital information, including RZ, RZI, and NRZI.
- 3. Describe the limitations of a number of different digital input/output units.
- Draw the logic diagrams for a simple tree decoder and a balanced multiplicative decoder.

10-1 PUNCHED CARDS

One of the most widely used media for entering data into a machine, or for obtaining output data from a machine, is the punched card. Some common examples of these cards are college registration cards, government checks, monthly oil company statements, and bank statements. It is quite simple to use this medium to represent binary information, since only two conditions are required. Typically, a hole in the card represents a 1 and the absence of a hole represents a 0. Thus, the card provides the means of presenting information in hinary form, and it is only necessary to develop the code.

The typical punched card used in large-scale data-processing systems is 7% in long, 3% in wide, and 0.007 in thick. Each card has 80 vertical columns, and there are 12 horizontal rows, as shown in Fig. 10-1. The columns are numbered 1 through 80 along the bottom edge-of the card. Beginning at the top of the card, the rows are designated 12, 11, 0, 1, 2, 3, 4, 5, 6, 7, 8, and 9. The bottom edge of the card is the 9 edge, and the top edge is the 12 edge. Holes in the 12, 11, and 0 rows are called zone punches, and holes in the 0 through 9 rows are called digit punches. Notice that row 0 is both a zone-and a digit-punch row. Any number, any letter in the alphabet, or any of several special characters can be represented on the card by punching one or more holes in any one column. Thus, the card has the capacity of 80 numbers, letters, or combinations.

Probably the most widely used system for recording information on a punched card is the Hullerith code, in this code the numbers 0 through 9 are represented by a single punch in a vertical column. For example, a hole punched in the fifth row of column 12 represents a 5 in that column. The letters of the alphabet are represented by two punches in any one column. The letters A through I are represented by a zone punch in row 12 and a punch in rows 1 through 9. The letters I through R are represented by a zone punch in row 11 and a punch in row 0 and a punch in rows 2 through 9. Thus, any of the 10 decimal digits and any of the 26 letters of the alphabet can be represented in a binary fashion by punching the proper holes in the card. In addition, a number of special characters can be represented by punching combinations of holes in a column which are not used for the numbers or letters of the alphabet. These characters are shown with the proper punches in Fig. 10-1.

An easy device for remembering the alphabetic characters is the phrase "IR, is 11." Notice that the letters J through R have an 11 punch, those before have a 12 punch, and those after have a 0 punch, it is also necessary to remember that 5 begins on a 2 and not a 1.

Example 10-1

Decode the information punched in the card in Fig. 10-2.

Solution

Column 1 has a * * * punch in row 0 and a punch in row 3, It is therefore the letter 1. Column 2 h. * zone punch in row 12 and another punch in row 8. It is




Fig. 10-1. Standard punched card using Hollenth code.

therefore the letter H. Continuing in this fashion, you should see that the complete message reads, "THE QUICK BROWN FOR JUMPED OVER THE LAZY THOSS WALK."

With this card code, any alphanumeric (alphabetic and numeric) information can be used as input to a digital system. On the other hand, the system is capable of delivering alphanumeric output information to the user. In scientific disciplines, the information might be missile flight number, location, or guidance information such as pitch rate, roll rate, and yaw rate. In business disciplines, the information could be account numbers, names, addresses, monthly statements, etc. In any case, the information is punched on the card with one character per column, and the card is then capable of containing a maximum of 80 characters.

Each Card is considered as one block or unit of information. Since the machine operates on one card at a time, the punched card is often referred to as a "unit record." Moreover, the digital equipment used to punch cards, read cards into a system, surt cards, etc., is referred to as "unit-record equipment."

Occasionally, the information used with a digital system is entirely numeric; that is, no alphabetic or special characters are required, in this case, it is possible to input the information to the system by punching the cards in a straight binary fashion. In this system, the absence of a punch is a binary 0, and a punch is a

Fig. 10-2. Example 10-1.

**		٠,,		11 51 (٠,	-) 4#1 	1	10
*******		•				111111		.,,,,,,,		
10110111	1771	des	1111111	*****	71 116	1762 } 1 4 111 	,,,,,,	1 1 1 4 5 5 5	(11131C)C+C	114114114114114
(11414)	1411	****	4	****			.	+++ + 4+ ++3 7 61	}	11)1-11)1-11)1-1-1
1101(114		. 1 4 , 8	hitte 		Ç 141		4144' 	. .	**********	(10171140111111
011160	100	****	*******	******	(11)	.,,	1 4 j 1		********	-Mannana Marking
14111111				+						

binary 1, it is then possible to punch 80 \times 12 = 960 bits of binary information on one Card.

Many large-scale data-processing systems use binary information in blocks of 36 bits. Each block of 36 bits is called a "word," You will recall from the previous chapter that a register capable of storing a 36-bit word must contain 36 flip-flops. There is nothing magical about the 36-bit word, and there are in fact other systems which operate with other word lengths. Even so, let's see how binary information. There

There are two methods. The first method stores the information on the card horizontally by punching across the card from feft to right. The first 36-bit word is punched in row 9 in columns 1 through 36. The second word is also in row 9, in columns 37 through 72. The third word is in row 8, columns 1 through 36, and so on. Thus a total of twenty-four 36-bit words can be punched in the card in straight binary form. It is then possible to store 864 bits of information on the card.

The second method involves punching the information on the card, rather than rows. Beginning in row 12 of column 1, the first 12 bits of the word are punched in rows 12, 11, 0, ..., 9. The next 12 bits are punched in column 2, and the remaining 12 bits are punched in column 3. Thus, a 36-bit word can be punched in every three columns. The card is then capable of containing twenty-six.

The most common method of entering information into punched cards initially is by means of the key-punch machine. This machine operates very much the same as a typewriter, and the speed and accuracy of the operation depend entirely on the operator. The information on the punched cards can then be read into the digital at the rate of 100 to 1,000 cards per minute, depending on the type of card reader.

The basic method for changing the punched information into the necessary electrical signals is shown in Fig. 10-3. The cards are stacked in the read hopper and are drawn from it one at a time. Each card passes under the read heads, which are either brushes or photocells. There is one read head for each column on the card, and when a hole appears under the read head an electrical signal is generated.




Fig. 10-3. Card-reading operation.

Thus, each signal from the read heads represents a binary 1, and this Information or can be used to set flip-flops which form the input storage register. The cards then ou pass over other rollers and are placed in the stacker. There is quite often a second rid read head which reads the data a second time to provide a validity check on the limit reading process.

Example 10-2

Suppose a deck of cards has binary data punched in them, Each card has twenty-ty-four 36-bit words. If the cards are read at a rate of 600 cards per minute, what is the he rate at which data are entering the system?

Solution

Since each card contains 24 words, the data rate is $24 \times 600 = 14,400$ words personal minute. This is equivalent to $36 \times 34,400 = 518,400$ bits per minute, or or 518,400/60 = 8,640 bits per second.

Punched cards can also be used as a medium for accepting data output from a), digital system. In this case, a stack of blank cards thaving no holes punched in it them) are held in a hopper in a card punch which is controlled by the digital to system. The blank cards are drawn from the hopper one at a time and punched exwith the proper information. They are then passed under read heads, which checking the validity of the punching operation, and stacked in an output hopper. Cardina punches are capable of operating at 100 to 250 cards per minute, depending on the his system used.

Punched cards present a number of important advantages, the first of which is a the fact that the cards represent a means of storing information permanently. Since of the information is in machine code, and since this information can be printed on of the top edge of the card, this is a very convenient means of communication of between man and machine, and between machine and machine. There is also as wide variety of peripheral equipment which can be used to process information of stored on cards. The most common are soriers, collators, calculating punches; reproducing punches, and accounting machines. Moreover, it is very easy to confect or change the information stored, since it is only necessary to remove the fridesired card(s) and replace it (them) with the corrected one(s). Finally, these cards to are quite inexpensive.

10-2 PAPER TAPE

3

Another widely used input-output medium is punched paper tape. It is used in a much the same way as punched cards. Paper tape was developed initially for the appropriate of transmitting telegraph messages over wires. It is now used extensively for storing information and for transmitting information from machine to machine. Paper tape differs from cards in that it is a continuous roll of paper; thus, any amount of information can be punched into a roll. It is possible to record any alphabetic or numeric character, as well as a number of special characters, on paper tape by punching holes in the tape in the proper places.

Input-Output Devices




Fig. 10-4, - Punched paper tape. (a) Eight-hole code, (b) Example 10-3,

There are a number of codes for punching data in paper tape, but one of the most widely used is the eight-hole code in Fig. 10-4a. Holes, representing data, are punched in eight parallel channels which run the length of the tape. (The channels : are labeled 1, 2, 4, 8, parity, 0, X, and end of line.) Each character, - numeric. alphabetic, or special. - occupies one column of eight positions across the width of the Upe.

Numbers are represented by punches in one or more channels labeled 0, 1, 2, 4, and 8, and each number is the sum of the punch positions. For example, 0 is represented by a single punch in the 0 Channel; I is represented by a single punch in the 1 channel: 2 is a single punch to channel 2: 3 is a punch in channel 1 and a punch in channel 2, etc. Alphabutic characters are represented by a combination of punches in Channels X, Q, 1, 2, 4, and 8, Channels X and 0 are used much as the zone punches in punched cards. For example, the letter A is designated by punches in channels X, 0, and 1. The special characters are represented by combinations of nunches in all channels which are not used to designate either numbers or letters, A punch in the end-of-line channel signifies the end of a block of information, or the end of record. This is the only time a punch appears in this channel.

As a means of checking the validity of the information punched on the tage, the parity channel is used to ensure that each character is represented by an odd number of holes. For example, the letter C is represented by punches in channels X. 0. 1. and 2. Since an odd number of holes is required for each character, the code for the letter C also has a punch in the parity channel, and thus a total of five punches is used for this letter.

Example 10-3

What information is held in the perforated tape in Fig. 10-46?


The first character has punches in channels 0, 1, and 2, and this is the letter T. The \hat{x} second character is the letter H, since there are punches in channels II, O, and B. Continuing, you should see that the message is the same as that punched on the card in Example 10-1.

The row of smaller holes between channels 4 and 6 are guide holes, used to guide and drive the tape under the read positions. The information on the tape can be sensed by brushes or photocells as shown in Fig. 10-5. The method for reaching information from the paper tape and inputting it into the digital system is very simifar to that used for reading punched cards. Depending on the type of reader used. information can be read into the system at a rate of 150 to 1,000 characters second. You will notice that this is only slightly faster than reading information

Paper tape can be used as a means of accepting information output from a digital from punched cards. system, in this case the system drives a tape punch which eners the data on the tape by punching the proper holes. Typical tape punches are capable of operating at rates of 15 characters per second, and the data are punched with 10 characters to the inch. The number of characters per inch is referred to as the "data density." and in this case the density is 10 characters per inch, Recording density is one of the important features of magnetic-tape recording which will be discussed in the

Paper tape can also be perforated by a manual tape punch. This unit is very siminext session. tar to an electric typewriter, and Indeed in some cases electric typewriters with special punching units attached are used. The accuracy and speed of this method are again a function of the machine operator. One advantage of this method is that

Fig. 10-5. Paper-tape drive and reading mechanism.



¢

the typewriter provides a written copy of what is punched into the tape. This copy can be used for verification of the punched information,

10-3 MAGNETIC TAPE

Magnetic tape has become one of the most important methods for storing large quantities of information. Magnetic tape offers a number of advantages over punched cards and punched paper tape. One of the most important is the fact that magnetic tape can be erased and used over and over. Reading and recording are much faster than with either cards or paper tape. However, they require the use of a tape-drive unit which is much more expensive than the equipment used with cards and paper tape. On the other hand, it is possible to store up to 20 million characters on one 2,400-ft reel of magnetic tape, and if a high volume of data is one of the system requirements, the use of magnetic tape is well justified. Most commonly, magnetic tape is supplied on 2,400-ft reels. The tape itself is a Va-in-wide strip of plastic with a magnetic oxide coating on one side.

Data are recorded on the tape in seven parallel channels along the length of the tape. The channels are labeled 1, 2, 4, 8, A, B, and C as shown in Fig. 10-6. Since the information recorded on the tape must be digital in form, that is, there must be two states, it is recorded by magnetizing spots on the tape in one of two directions.

A simplified presentation of the write and read operations is shown in Fig. 10-7. The magnetic spots are recorded on the tape as it passes over the write head as shown in Fig. 10-7a. If a positive pulse of current is applied to the write-head coil, as shown in the figure, a magnetic flux is set up in a clockwise direction around the write head. As this flux passes through the record gap, it spreads slightly and passes through the oxide coating on the magnetic tape. This causes a small area on the tape to be magnetized with the polarity shown in the figure, if a current pulse of the opposite polarity is applied, the flux is set up in the opposite direction, and a spot magnetized in the opposite direction is recorded on the tape. Thus, it is possible to record data on the tape in a digital fashion. The spots shown in the figure are greatly exaggerated in size to show the direction of magnetization clearly.

In the read operation shown in Fig. 10-7b, a magnetized spot on the tape sets up a flux in the read head as the tape passes over the read gap. This flux induces a small voltage in the read-head coil which can be amplified and used to set or reset a flip-flop. Spots of Opposite polarities on the tape induce voltages of opposite

Fig. 10-6. Magnetic-tape code.

	0123456749	ABCOEFGHIJK	LANGEORS TU	****	4.0-54	1,800
Check (C)		111] [] [<u> </u>]] [11
Inne (B	}	111111111	111111		111111	
į.a.		111111111	111	11111	111	<u> </u>
∫ •	<u> </u>			<u> </u>	<u></u>	1111
Numerous d	<u> </u>	111	<u> </u>	111		(
2	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u>. </u>	
{ r	<u> </u>	1 1 1 1 1	<u> </u>	111	<u> </u>	<u>11 1 i</u>




Fig. 10-7. Magnetic-tape recording and reading. (a) Write operation, (b) Read opera-

polarities in the read coil, and thus both 1s and 0s can be sensed. There is one read/write head for each of the seven channels on the tape. Typically, read/write heads are constructed in pairs as shown in Fig. 10-8. Thus, the write operation can be set up as a self-checking operation. That is, data recorded on tape are immediately read as they pass over the read gap and can be checked for validity. A coding system similar to that used to punch data on cards is used to record

A coding system similar to that used to punch data on calls in our of seven alphanumeric information on tape. Each character occupies one column of seven bits across the width of the tape. The code is shown in Fig. 10-6. There are two inbits across the width of the tape. The code is shown in Fig. 10-6. There are two inbits across the width of the tape, the code is shown in Fig. 10-6. There are two inbits across the width of the tape, the code is shown in Fig. 10-6. There are two inbits across the width of the tape, the code is shown in Fig. 10-6. There are two inbits across the width of the tape, the code is shown in Fig. 10-6. There are two inbits across the width of the tape, the code is shown in Fig. 10-6. There are two inbits across the width of the tape, the code is shown in Fig. 10-6. There are two inbits across the width of the tape. The code is shown in Fig. 10-6. There are two inbits across the width of the tape. The code is shown in Fig. 10-6. There are two inbits across the width of the tape. The code is shown in Fig. 10-6. There are two inbits across the width of the tape.

The first system is a vertical parity bit which is written in channel C of the tape. This is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character check bit" and is written in channel C to ensure that all this is called a "character check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that all this is called a "character-check bit" and is written in channel C to ensure that the character check bit is a charact



Fig. 10-8. Magnetic-tape read/write heads.

The second system is the horizontal parity-check bit. This is sometimes referred to as the longiturinal parity bit, and it is written, when needed, at the end of a block of information or record. The total number of bits recorded in each channel is monitored, and at the end of a record, a parity bit is written if necessary to keep the total number of bits an even number. These two systems form an even-parity system. They could, of course, just as easily be implemented to form an odd-parity system, information can also be recorded on the tape in straight binary form. In this case, a 36-bit word is written across the width of the tape in groups of six bits. Thus

it requires six columns to record one 36-bit word. The vertical spacing between the recorded spots on the tape is fixed by the positions of the read/write heads. The horizontal spacing is a function of the tape speedand the recording speed. Tape speeds vary from 50 to 200 in/s, but 25 and 112,5 in/s are quite common.


The maximum number of characters recorded in 1 in of tape is called the "recording density." and it is a function of the tape speed and the rate at which data are supplied to the write head. Typical recording densities are 200, 556, and 800 bits per inch. Thus it can be seen that a total of 800 x 2,400 x 12 = 23.02 × 10° characters can be stored on one 2.400-ft reel of tape. This would mean that the data would have to be stored with no gaps between characters or groups of characters.

mation in groups or blocks called "records." In between records there is a blank space of rape called the "interrecord gap," This gap is typically a 0.75-in space of blank tape, and it is positioned over the read/write heads when the tape stops. The interrecord gap provides the space necessary for the tape to come up to the proper speed before recording or reading of information can take place. The total number of characters recorded on a tape is then also a function of the record length for the total number of interrecord gaps, since they represent blank space on the tape).

For purposes of locating information on tape, it is most common to record infor-

The data as recorded on the tape, including records factual data) and interrecord gaps, can be represented as shown in Fig. 10-9. If there were no interrecord gaps, the total number of characters recorded could be found by multiplying the length of the tape in inches by the recording density in characters per inch. If the record were exactly the same length as the interrecord gap, the total storage would be out in half. Thus, it is desirable to keep the records as long as possible in order to use the tape most efficiently.

Fig. 10-9. Recording data on magnetic tape.



Input-Output Devices

Given any one tape system and the recording density, it is a simple matter to determine the actual storage capacity of the tape. Consider the length of tape composed of one record and one record gap as shown in Fig. 10-9. This length of tape is repeated over and over down the length of the tape. The total number of characters that could be stored in this length of tape is the sum of the characters in the record R and the characters which could be stored in the record gap. The number of characters which could be stored in the gap is equal to the recording density D multiplied by the gap length G. Thus the total number of characters which could be stored in this length of tape is given by R + GD. The ratio of the characters actually recorded R to the total possible could be called a tape-utilization factor f and is given by

$$F = \frac{R}{R + GD} \quad . \tag{10-1}$$

Examination of the tape-utilization factor shows that if the total number of characters in the record is equal to the number of characters which could be stored in the gap, the utilization factor reduces to 0.5. This utilization factor can be used to determine the total storage capacity of a magnetic tape if the recording density and the record length are known. Thus the total number of characters stored on a tape CHAR is given by

$$CHAR = LDF \tag{10-2}$$

where L = length of tape, in D = recording density, characters per inch.

For a standard 2,400-ft reel of tape having a 0.75-in record gap, the formula in Eq. (10-2) reduces 10

$$CHAR = \frac{2,400 \times 12 \times DR}{R + 0.75D} \tag{10-3}$$

Example 10-4

What is the total storage capacity of a 2,400-ft reel of magnetic tape if data are recorded at a density of \$56 characters per inch and the record length is 100 characters?

Solution

The total number of characters can be found using Eq. (10-3).

$$CHAR = \frac{2,400 \times 12 \times 556 \times 100}{100 + (0.75 \times 556)} = 3.10 \times 10^6$$

This result can be checked by calculating the tape-utilization factor.

ĊП

The maximum number of characters that can be stored on the tape is $2.400 \times 12 \times 556 = 16.0128 \times 10^4$. Multiplying this by the utilization factor gives

$$CHAR = 16.0128 \times 10^{6} \times \frac{1}{5.17} = 3.10 \times 10^{6}$$

10-4 DIGITAL RECORDING METHODS

There are a number of methods for recording data on a magnetic surface. The methods fall into two general categories, called "return-to-zero" and "non-return-to-zero," and they apply to magnetic-tape recording as well as recording on magnetic disk and drum surfaces (magnetic-disk and magnetic-drum storage will be discussed in a later chapter).

In the previous section, it was stated that digital information could be recorded on magnetic tape by magnetizing spots on the tape with opposite polarities. This type of recording is known as return-to-zero, or RZ for short, recording. The technique for recording data on tape using this method is to apply a series of current pulses to the write-head winding as shown in Fig. 10-10. The current pulses set up corresponding fluxes in the write head, as shown in the figure. The spots magnetized on the tape have polarities corresponding to the direction of the flux waveform, and it is only necessary to change the direction of the input current to write its or 0s. Notice that the input current and the flux waveform return to a zero reference level between individual hits. Thus the term "return to zero."

When it is desired to read the recorded information from the tape, the tape is passed over the read heads and the magnetized spots induce voltages in the read-coil winding as shown in the figure. Notice that there is somewhat of a problem here, since all the pulses have both positive and negative portions. One method of detecting these levels properly is to strobe the output waveform. That is, the output




Fig. 10-10. Return-to-zero recording and reading.




Fig. 10-11. Biased return-to-zero recording and reading.


voltage waveform is applied to one input of an AND gate lafter being amplified), and a clock or strobe pulse is applied to the other input to the gate. The strobe pulse must be very carefully timed to ensure that it samples the output waveform at the proper time. This is one of the major difficulties of this type of recording, and it is therefore seldom used except on magnetic drums. On a magnetic drum, the strobe waveform can be recorded on one track of the drum, and thus the proper timing is achieved.

A second difficulty with this type of recording is the fact that between bits there is no record current, and thus between the spots on the tape the magnetic surface is randomly oriented. This means that if a new recording is to be made over old data, the new data have to be recorded precisely on top of the old data. If they are not, the old data will not be erased, and the tape will contain a conglomeration of information. The tape could be erased by installing another set of erase heads, but this is 'costly and unnecessary.

A method for curing these problems is to bias the record head with a current which will saturate the tape in either one direction or the other. In this system, a current pulse of positive polarity is applied only when it is desired to write a 1 on the tape as shown in Fig. 10-11. At all other times the flux in the write heads is sufficient to magnetize the entire track in the 0 direction. Now, recording data over old data is not a problem since the tape is effectively erased as it passes over the record heads. Moreover, the timing is not so critical since it is not necessary to record exactly over the previous data. When data are recorded in this fashion and then played back, a pulse appears at the output of the read winding only when a 1 has been recorded on the tape. This makes reading the information from the tape much simpler.

The non-return-to-zero, or NRZ, recording technique is a variation of the RZ technique where the write current pulses do not return to some reference level between bits. The NRZ recording technique can be best explained by examining the record-current waveform shown in Fig. 10-12. Notice that the current is at +1 while recording 1s and at -1 while recording 0s. Since the current levels are always at either +1 or -1, the recording problems of the first RZ system do not exist here.

Notice that the voltage at the read-winding output has a pulse only when the recorded data change from a 1 to a 0 or vice versa. Therefore, some means of sensing the recorded data is necessary for the read operation. If the read-winding voltage is amplified and used to set or reset a flip-flop as shown in the figure, the A side of the flip-flop is high during each time that a 1 is being read. It is low during




any time when the data being read is a 0. Thus if the A output of the flip-flop is used as a control signal at one input of an ANO gate, while the other input is a clock, the output of the AND gate is an exact replica of the digital data being read. Notice that the clock must be carefully synchronized with the data train from the read-head winding. Notice also that the maximum rate of flux changes occurs

when recording (or reading) alternate 1s and 0s.

In comparing this with the RZ recording methods, you can see that the NRZ method offers the distinct advantage that the maximum rate of flux changes is only one-half that for RZ recording. Thus the read/write heads and associated electronics can have reduced requirements for operation at the same rates, or they are capable of operating at twice the rate for the same specifications.

A variation on this basic form of NRZ recording is shown in Fig. 10-13. This technique is quite often called "non-return-to-zero-inverted," NRZI, since both 1s and 0s are recorded at both the high and low saturation-current levels. The key to this method of recording is that a 1 is sensed whenever there is a flux change, whether it be positive or negative. If the read-winding output voltage is amplified and presented to the OF gate as shown in the figure, the output of the gate will be the desired data train. The upper Schmitt trigger is sensitive only to positive pulses, while the lower one is sensitive only to negative pulses. Both outputs of the Schmitt triggers are low until a pulse arrives. At this time the output goes positive for a fixed duration and generates the desired output pulse.



10-5 OTHER PERIPHERAL EQUIPMENT

A wide variety of peripheral equipment has been developed for use with digital systems. Only a cursory description of some of the various equipment will be given here, and the reader is encouraged to study equipment of particular interest by consulting the data manuals of the various manufacturers.

One of the simplest means of inputting information into a digital system is by the use of switches. These switches could be push-button, toggle, etc., but the important thing is the fact that they are Capable of representing binary information. A row of 10 switches could, for example, be switched to represent the 10 binary bits in a 10-bit word.

Similarly, one of the simplest means of reading data out of a digital system is to put lights on the outputs of the flip-flops in a storage register. Admittedly, this is a rather slow means of communication, since the operator must convert the displayed binary data into something more meaningful. Nevertheless, this represents an inexpensive and practical means of communication between man and machine.

A much more sophisticated method for reading data out of a digital system is by means of a cathode-ray tube. One type of cathode-ray tube used is very similar to the tube used in oscilloscopes, and the operation of the tube is nearly the same. The unit is generally used to display curves representing information which has been processed by the system, and a camera can be attached to some units to photograph the display for a permanent record. The information displayed might be the transient response of an electrical network or a guided-missile trajectory.

A second type of Cathode-ray tube for display is called a "charactron." It has the ability to display alphanumeric characters on the face of the screen. This tube operates by shooting an electron beam through a matrix (mask) which has each of the characters cut in it. As the beam passes through the matrix it is shaped in the form of the character through which it passes, and this shaped beam is then focused on the face of the screen. Since the operation of the electron beam is very fast, it is possible to write information on the face of the tube, and the operator Can then read the display.

Some tubes of this type which are used in large radar systems have matrices with the proper characters to display map coordinates, friendly aircraft, unfriendly aircraft, etc. The operator thus sees a display of the surrounding area Complete with all aircraft, properly designated, in the vicinity. These systems usually have an additional accessory called a "light pen" which enables the operator to input information into the digital system by placing the light pen on the surface of the tube and activating it. The operator can do such things as expand an area of interest, request information on an unidentified flying object, and designate certain aircraft as targets.

A somewhat more common piece of equipment, but nevertheless useful when large quantities of data are being handled, is the printer. Printers are available which will print the output data in straight binary form, octal form, or all the alphanumeric characters. The typical printer has the ability to print information on a 120-space line at rates from a few hundred lines up to over 1,200 lines per minute. The simplest printers are converted, or specially made, electric intersections of

known as "character-at-a-time printers." They are relatively slow and operate at specify of 10 to 30 characters per second.

A more sophisticated printer is known as the "line-at-a-time printer" since an entire line of 120 characters is printed in one operation. This type of printer is capable of operation at rates of around 250 lines per minute.

Somewhat laster operation is possible with machines which use a print wheel, The print-wheel printer is composed of 120 wheels, one for each position on the line to be printed. These wheels rotate continuously, and when the proper character is under the print position a hammer strikes an inked ribbon against the paper. which contacts the raised character on the print wheel. Wheel printers are capable of operation at the rate of 1,250 lines per minute and have a maximum capacity of 160 Characters per tine,

One other very important piece of peripheral equipment is the digital plotter. These units are being used more and more in a wide variety of tasks, including automatic drafting, numerical control, production artwork masters (used to manufacture integrated circuits), charts and graphs for management information, maps and contours, biomedical information, and traffic analysis, as well as a host of other applications. A somewhat hybrid form of digital plotting is used when the digital output of a system is converted to analog form (digital-to-analog conversion is the subject of the next chapter) to drive servomotors which position a cursor or pen. A piece of graph paper is positioned on a flat plotting surface, and the pen is caused to mirror across the paper in response to numbers received from the digital system,

Another digital piorting system, which is more truly a digital plotter, makes use of history tional stepping motors to position the pen and thus plot the information on graph paper. In this system, which is known as a "digital incremental plotter," the not resily for digital-to-analog conversion is eliminated, and these systems are usually less expensive and smaller in size. Digital incremental plotters are capable of plotting increments as small as 0,0025 in and offer much greater accuracies than the hybrid mixtel, Furthermore, these plotters are capable of plotting at the rate of 4 //2 in/s and providing a complete system of annotation and labeling.

10-6 TELETYPEWRITER TERMINALS

The teletypwriter (TTY) is presently one of the most popular input/output units. A ITY is an important and versatile link between man and computer, whether the computer is of the small-scale general-purpose type, or a large-scale model used on a time-share basis. It is common practice to use a TTY as a remote terminal connected to a large-scale general-purpose computer via telephone lines. The two binary logic levels (1 and 0) used in the TTY and the computer can be represented as two distinct audio frequencies which are then transmitted over telephone lines. An acoustic time coupler is used in conjunction with the TTY to translate data from audio frequencies to logic levels, and vice versa. The central computer can be placed in a convenient site, and access to the computer via a TTY tempinal is limited only by the requirement for a telephone line.

A TTY console consists of a basic keyboard for typing in information, and a printing mechanism for printing information output from the computer, Many TTYs are also equipped with a paper-tape bunch, and thus either input data or output data can be recorded on punched paper tape.

Most modern TTYs use an eight-hole punched paper tape. There has been an atlempt to standardize on an alphanumeric code, and the American Standard Code for Information Interchange (ASCII) is widely used. An eight-hole code has 2" = 256 combinations, sufficient to provide for both uppercase and lowercase alphabets. the 10 numerals, and a number of special characters and control signals. The ASCII code is shown in Table 10-1.

10-7 ENCODING AND DECODING MATRICES

Encoding and decoding matrices are often used to after the form of the data being entered into or taken out of a system. A decoding matrix is used to decode the binary information in a digital system by changing it into some other number system. For example, in a previous chapter the binary output of a register was decoded into decimal form by means of AND gates, and the decoded output was used to drive nixie tubes. Encoding information is just the reverse process and could, for example, involve changing decimal signals into equivalent binary signals for entry into a digital system.

The most straightforward way of decoding information is simply to construct the necessary and gales, as was done for the nixie tubes. Decoding in this fashion is quite simple and is most easily accomplished by using the truth table or waveforms for the signals involved. The decoding of a four-flip-flop counter would, for example, require 16 four-input and gates, since there are 16 possible states determined by the four flip-flops. This type of decoding then requires $n \times 2^n$ diodes. where n is the number of flip-flops, for the complete decoding network.

Example 10-5

Draw the 16 gates necessary to decode a four-flip-flop counter.

Salution

The necessary gates can best be implemented by using a truth table to determine the necessary gate connections. The gates are shown in Fig. 10-14,

There is a second method of decoding which can be used to realize a savings in diodes. This method is referred to as "tree decoding," and it results in a reduction of the number of required diodes by grouping the states to be decoded. Decoding of the four-flip-flop counter discussed in the previous example can be accomplished by separating the counts into four groups. These groups are 0.1.2.3; 4,5,6,7; 8,9,10,11; and 12,13,14,15. Notice that the first group can be distinguished by an AND gate whose output is DC, the second group by DC, the third group by DC, and the last group by DC. Each of these four groups can then be divided in half by using B or B. These eight subgroups can then be further divided into the 16 counts by using A and A. The complete decoding network is shown in Fig. 10-15.

Table 10-1 THE AMERICAN STANDARD CODE FOR INFORMATION EXCHANGES

Digital Principles and Applications

	900	001	010 .	011	100	101	110 111
0000	NULL	o oc.		C 0/8	•	*	
0001	SOM	DC ₁	!	rest toes	- A	0	
0010	EOA	oc,	"	36.2 TM	8	R	
0011	FOM	oc,	*	13.43 324	С	5	• .
0100	EOT	DC.	,	\$\$\$ 4 \$\$\$	D	Ţ.	
0101	WRU	1710pL		254 3 Baps 1	E	-0	
0110	RU	SYNC	4.	行: 8於近	F	ν.	
0111	BELL	LEM	· · .	1.31.5**	G		
1000	FE.	. S ₀ .	1	◆器● # №	Н	X	Unassigned
1001	HESK	5,	}	***	. /	Y	_
1010	LF	32	TO THE PARTY OF	:	7	2	
1011	VEAR		27.13 W	:	. K	1	
1100	FF	5.	13444.833	~ ~	L	\	ACK
1101	CR	5,	259-66-6	•	м	<u> </u>	ক
1110	so	5,	J. 14	> 1		.	ESC
11111	SI	5,	5 1.80 M	, ,	0		DEL

Example	100_	0001	•	A
	b	b ₁		

	The abbreviations used in the figure mean:							
NULL	Null idle	CR	Carriage return					
SOAL	Start of message	20	Shift out					
EOA	End of address		Shift in					
EOM	End of message	SI DC ₀	Device control (1) Reserved for data Link escape					
tor	End of transmission	$DC_1 = DC_2$	Device control					
WKU	"Who are you!"	ERR	Error					
RU	"Are you!"	SYNC	Synchronous idle					
BELL	Audible signal	LEM	Logical end of media					
FE HT	Format effector Horizontal tabulation	50 50,	Separator (information) Word separator (blank, normally non-printing)					
SK	Skip (punched card)	ACK	Acknowledge					
LF .	Line feed	(D)	Unassigned control					
VĮTAB FF	Vertical tabulation Form feed	ESC DEL	Escape Delete idle					

Reprinted from Omital Computer Fundamentals by Thomas C. Barten, Copyright 1960, 1966 by traw-Hill, Inc. Used with permission of McGraw-Hill Book Company.

A Count c Õ Ó ø 0 10 11 ō Q Q 0

Fig. 10-14. Four-flip-flop counter decoding.

A saving of 8 diodes has been achieved, since the previous decoding scheme CC required 64 diodes and this method only requires 56. The saving in diodes here is not very spectacular, but the construction of a matrix in this manner to decode five flip-flops would result in a saving of 40 diodes. As the number of flip-flops to be decoded increases, the saving in diodes increases very rapidly.

This type of decoding matrix does have the disadvantage that the decoded signals must pass through more than one level of gates (in the previous method the signal passes through only one gate). The output signal level may therefore suffer considerable reduction in amplitude. Furthermore, there may be a speed limitation due to the number of gates through which the decoded signals must pass.

A third type of decoding network is known as a "balanced multiplicative decoder." This always results in the minimum number of diodes required for the decoding process. The idea is much the same as a free decoder, since the counts to be decoded are divided into groups. However, in this system the flip-flops to be decoded are divided into groups of two, and the results are then combined to give ...





Fig. 10-15. Tree decoding matrix.

Fig. 10-16. Balanced multiplicative decoder.




the desired output signals. To decode the four flip-flops discussed previously, four groups are formed by combining flip-flops C and D just as before. In addition, flip-flops B and A are combined in a similar arrangement. The outputs of these eight gates are then combined in 16 are gates to form the 16 output signals. The results are shown in Fig. 10-16, it can be seen that a total of 48 diodes are required; a saving of 16 diodes is then realized over the first method, while a saving of 8 diodes is realized over the tree method. This scheme again has the same disadvantages of signal-level degradation and speed limitation as the tree decoder.

Encoding a number is just the reverse of decoding. One of the simplest examples of encoding would be the use of a thumb-wheel switch (a 10-position switch) which is used to enter data into a digital system. The operator can set the switch to any one of 10 positions which represent decimal numbers. The output of the switch is then transformed by a proper encoding matrix which changes the decimal number to an equivalent binary number.

An encoding matrix which changes a decimal number to an equivalent binary number and stores it in a register is shown in Fig. 10-17. Setting the switch to a

Fig. 10-17. Decimal encoding matrix.






Fig. 10-18. Another decimal encoding matrix.

position places a positive voltage on the line connected to that position. Notice that the R and S input to each flip-flop is essentially the output of an OR gate.

For example, if the switch is set to position 1, the diodes connected to that line have a positive voltage on their plates (they are therefore forward-biased). Thus the set input to flip-flop A goes high while the reset inputs to flip-flops B, C, and D go high. This sets the binary number 0001 in the flip-flops, where A is the least significant bit. Notice that this encoding matrix requires 40 diodes. As might be expected, it is possible to reduce the number of diodes required by combining the input functions as was done with decoding matrices. One method of doing this is shown in Fig. 10-18; it represents a saving of 7 diodes, since this scheme requires only 33 diodes.

Any encoder or decoder can be constructed from basic gates as shown in this section, and when only one or two functions are needed this may provide the best technique. However, as shown in Chap. 3, many of the more common decoding functions are available as MSI ICs. Examples are the 7441 (or 74141) BCD-to-decimal decoder driver, the 7443 excess-3-to-decimal decoder, the 7446 BCD-to-seven-segment decoder driver, and the 74145 1-of-10 decoder driver. There are numerous others, and you are urged to consult manufacturers' data sheets for specific information.

There are also a few encoders available as MSI ICs—for example, the Fairchild 9318 eight-input priority encoder. This unit accepts eight inputs and produces a binary weighted code of the highest-order output. Again, you should consult specific manufacturers' data sheets for detailed information on encoders.

STUDY AIDS

Summary

Punched cards provide one of the most useful and widely used media for storing binary information. Each card is considered as a block or unit of information and is therefore referred to as a "unit record." Furthermore, punched-card equipment (punches, sorters, readers, etc.) is commonly called "unit-record equipment."

Alphanumeric information, as well as special characters, can be punched into cards by means of a code. The most common code in use is the Hollerith code.

A similar medium for information storage is punched paper tape. Alphanumeric and special characters are recorded by perforating the tape according to a code. There are a number of codes, but the one most commonly used is the eight-hole code. A perforated role of paper tape is a continuous record and is thus distinct from the unit record (punched card).

For handling large quantities of information, magnetic tape is a most convenient recording medium. Magnetic tape offers the advantages of much higher processing rate and much greater recording densities. Moreover, magnetic tape can be erased and used over and over.

The three most common methods for recording on magnetic tape are the returnto-zero (RZ), the non-return-to-zero (NRZ), and the non-return-to-zero-inverted (NRZI). The NRZ and NRZI methods effectively erase or clean the tape automatically during the record operation and thus eliminate one of the problems of RZ recording. These two methods also lend themselves to higher recording rates.

Encoding and decoding matrices form an important part of input-output equipment. These matrices are generally used to change information from one form to another, for example, binary to octal, or binary to decimal, or decimal to binary.

There is a wide variety of digital peripheral equipment including unit-record equipment, printers, cathode-ray-tube displays, and plotters. The choice of peripheral equipment to be used with any system is a major engineering decision. The decision involves establishing the system requirements, studying the available equipment, meeting with the equipment manufacturers, and then making the decision based on operational characteristics, delivery time, and cost.

285

Glossary

- alphanumeric information. Information composed of the letters of the alphabet, the numbers, and special characters.
- bit. One binary digit,
- character. A number, letter, or symbol represented by a combination of bits.
- decoding matrix. A matrix used to alter the format of information taken from the output of a system.
- encoding matrix. A matrix used to alter the format of information being entered into a system.
- Hollerith code. The system for representing information by punching holes in a prescribed manner in a punched card.
- interrecord gap. A blank piece of tape between recorded information.
- VRZ Non-return-to-zero recording.
- VRZI Non-return-to-zero inverted recording.
- parity. The method of using an additional punched hole (or magnetic spot for magnetic recording) to ensure that the total number of holes (or spots) for each character is even or odd.
- ecording density. The number of characters recorded per inch of tape.
- ape-utilization factor. The ratio of the number of characters actually recorded to the maximum number of characters that could be recorded.
- init record. A punched card represents a unit record since each card contains a unit or block of information.

leview Questions

- 1. Describe some of the problems of the man-machine interface.
- Describe a typical punched card (size, number of columns, number of rows).
- 3. Which rows are the zone punches on a punched card?
- Which rows are the digit punches on a punched card?
- What is the Hollerith code? What does "IR, is 11" signify?
- 6. How is binary information represented on a card; i.e., what does a hole represent, and what does the absence of a hole represent?
- What is the meaning of unit record?
- Name three pieces of unit-record peripheral equipment, and give a brief description of how they are used.
- Describe the eight-hole code used to punch information into paper tape.
- Describe how 1s and 0s are recorded on magnetic tape by means of a magnetic record head.
- How is alphanumeric information recorded on magnetic tape?
- How is binary information recorded on magnetic tape?
- Explain the dual-parity system used in magnetic-tape recording.

- 14. What is the purpose of an interrecord gap on magnetic tape?
- 15. How can the tape-utilization factor be used to determine the total number of characters stored on a magnetic tape?
- Describe the operation of the RZ recording method. What are some of the difficulties with this system?
- Describe the operation of the NRZ recording method. What advantages does
 this method offer over RZ recording?
- 18. Describe the NRZI recording technique.
- 19. Why is a digital incremental plotter a true digital plotting system?
- 20. What is the difference between an encoding and a decoding matrix?

Problems

- 10-1. Make a sketch of a punched card and code your name, address, and social security number using the Hollerith code. Use a dark spot to represent a hole,
- 18-2. Change your social security number to the equivalent binary number. Make a sketch of a punched card, and record this number on the card in the horizontal binary fashion.
- 10-3. Repeat Prob. 10-2, but record the number on the card in the vertical fashion.
- 10-4. Assume that alphanumeric information is being punched into cards at the rate of 250 cards per minute. If the cards have an average of 65 characters each, at what rate in characters per second is the information being processed?
- 18-5. Make a sketch of a length of paper tape. Using the eight-hole code, record your name, address, and social security number on the tape. Use a dark spot to represent a hole.
- 10-6. What length of paper tape is required for the storage of 60,000 characters of alphanumeric information using the eight-hole code? Assume no record gaps.
- 10-7. What length of magnetic tape would be required to store the information in Prob. 10-6 if the recording density is 500 bits per inch? Assume no record gaps.
- 10-8. Assume that data are recorded on magnetic tape at a density of 200 bits per inch. If the record length is 200 characters, and the interrecord gap is 0.75 in, what is the tape-utilization factor? Using this scheme, how many characters can be stored in 1,000 ft of tape?
- 10-9. Verify the solution to Prob. 10-8 above by using Eq. (10-3). Notice that the 2,400 in the equation must be replaced by 1,000, since this is the tape length.
- 10-10. Repeat Probs. 10-8 and 10-9 for a density of 800 bits per inch.
- 10-11. What length of magnetic tape is required to store 10st characters recorded at a density of 800 bits per inch with a record length of 500 characters?

- 11-3. Verify the veltage-output levels for the network of Fig. 11-S using Millman's theorem. Draw the equivalent circuits.
- 11-4. Assume the divider in Pmb. 11-2 has +30 V full-scale output, and find the following:
 - (a) The change in output voltage due to a change in the LSB.
 - (b) The output voltage for an input of 110110.
- 11-5. A 10-bit resistive divider is constructed such that the current through the ES8 resistor is 100 µA. Determine the maximum current that will flow through the MS8 resistor.
- 11-6. What is the full-scale output voltage of a six-bit binary ladder if $\theta = 0$ V and 1 = +10 V? What is it for an eight-bit ladder?
- 11-7. Find the output voltage of a six-bit binary ladder with the following inputs: (a) 101001.
 - ibi 111011.
 - (c) 110001.
- 11-8. Check the results of Prob. 11-7 by adding the individual bit contributions.
- 11-9. What is the resolution of a 12-bit D/A converter which uses a binary ladder? If the full-scale output is +10 V, what is the resolution in volts?
- 11-10. How many bits are required in a binary ladder to achieve a resolution of $I_1 mV$ if (vil scale is $\pm 5 \ V$?
- 11-11. How many comparators are required to build a five-bit simultaneous A/D converter?
- 13-12. Redesign the encoding matrix and read gates of Fig. 11-20 using NANO gates.
- 11-13. Find the following for a 12-bit counter-type A/D converter using a 1-MHz clock:
 - (a) Maximum conversion time,
 - (b) Average conversion time.
 - (c) Maximum conversion rate.
- 11-14. What clock frequency must be used with a 10-bit counter-type A/D converter if it must be capable of making at least 7,000 conversions per second?
- 11-15. What is the conversion time of a 12-bit successive-approximation-type A/D converter using a 1-MHz clock?
- 11-16. What is the conversion time of a 12-bit section-counter-type A/D convener using a 1-MHz clock! The counter is divided into three equal sections.
- 11-17. What overall accuracy could you reasonably expect from a 12-bit A/D converter?
- 11-18. What degree of resolution can be obtained using a 12-bit optical encoder?
- 11-19. Redesign the Gray-to-binary encoder in Fig. 11-32 using NAND gates.
- 11-20. Redesign the Gray-to-binary encoder in Fig. 11-32 using exclusive-on gales.

Magnetic Devices and Memories

12

There is a large class of devices and systems which are useful as digital elements because of their magnetic behavior. A ferromagnetic material can be magnetized in a particular direction by the application of a suitable magnetizing force (a magnetic flux resulting from a current flow). The material remains magnetized in that direction after the removal of the excitation. Application of a magnetizing force of the opposite polarity will switch the material, and it will remain magnetized in the opposite direction after removal of the excitation. Thus the ability to store information in two different states is available, and a large class of binary elements has been devised using these principles. In this chapter we investigate a number of these devices and systems that make use of them.

After studying this chapter you should be able to

- 1. Illustrate how magnetic cores are used to store binary information.
- 2. Explain the fundamental principles of a coincident-current memory,
- Describe the operation of a semiconductor memory using either bipolar or MOS devices.

12-1 MAGNETIC CORES

٠.

One of the most widely used magnetic elements is the magnetic core. The typical core is toroidal (doughnut-shaped), as shown in Fig. 12-1, and is usually constructed in one of two ways. The metal-ribbon core is constructed by winding a very thin metallic ribbon on a ceramic-core form. A popular ribbon is Ve-mil-thick 4-79

N

sist of 20 turns of this ribbon wound on a 0.2-in-diameter ceramic form.

Ferrite cores are constructed from a finely powdered mixture of magnetite, various bivalent metals such as magnesium or maganese, and a binder material. The powder is pressed into the desired shape and fired. During firing, the powder is fused into a solid, homogeneous, polycrystalline form. Ferrite cores such as this are commonly constructed with 50 mill outside diameters and 30 mill inside diameters.

molybdenum-permaloy (known as ultrathin ribbon), and a typical core might con-





Fig. 12-1. Magnetic core.

Ferrite cores can be constructed in smaller dimensions than metal-ribbon cores and usually have better uniformity and lower cost, furthermore, ferrite cores typically have resistivities greater than 10° Ω-cm, which means eddy-corrent losses are negligible and thus core heating is reduced. For these reasons, they are widely used as the principal memory or storage elements in large-scale digital computers.

Metal-ribbon cores, on the other hand, have very good magnetic characteristics and generally require a smaller driving current for switching. They are somewhat better for the construction of logic circuits and shift registers.

The binary characteristics of a core can be most easily seen by examining the hysteresis curve for a typical core. Hysteresis comes from the Greek word hysterein, which means to lag behind. A magnetic core exhibits a lag-behind characteristic in the hysteresis curve shown in Fig. 12-2a. In this figure, the magnetic flux density B is plotted as a function of the magnetic force H. However, since the flux density & is directly proportional to the flux ϕ , and since the magnetic field H is directly proportional to the current I producing it, a plot of ϕ versus I is a curve of the same

Fig. 12-2 Territe-core hysteresis curves. (a) Magnetic flux density B versus magnetic field H. (b) Magnetic flux & versus current /.



general shape. A plot of flux in the core & versus driving current I is shown in Fig. 12-20. We shall have our discussion on this curve since it is generally easier to talk in terms of these quantities.

Now, suppose that a current source is allached to the windings on the core shown in Fig. 12-1, and a positive current is applied (current flows into the upper terminal of the winding). This creates a flux in the core in the clockwise direction shown in the figure (remember the right-hand rule). If the drive current is just a slightly greater than I_a shown in Fig. 12-2, the operating point of the core is somewhere between points b and c on the &i curve. The magnitude of the flux can then be read from the d axis in this figure.

If the drive current is now removed, the operating point moves along the ϕl curve through point b to point d. The core is now storing energy with no input signal, since there is a remaining or remanent flux in the core at this point. This property is known as remanence, and this point is known as a remanent point.

The repeated application of positive current pulses simply causes the operating point to move between points d and c on the \$4 curve. Notice that the operating point always comes to rest at point d when all drive current is removed.

If a negative drive current somewhat greater than -1, is now applied to the winding (in a direction opposite to that shown in Fig. 12-1), the operating point moves from d down through e and stops at a point somewhere between I and g on the ϕl curve. At this point the flux has switched in the core and is now directed in ϕ counterclockwise direction in Fig. 12-1. If the drive current is now removed, the operating point comes to rest at point h on the ϕl curve of Fig. 12-2. Notice that the flux has approximately the same magnitude but is the negative of what it was previously. This indicates that the core has been magnetized in the opposite direction,

Repeated application of negative drive currents will simply cause the operating point to move between points g and h on the \$1 curve, but the final resting place with no applied current will be point h. Point h then represents a second remanent point on the di curve.

By way of summary, a core has two remanent states; point diafter the application of one or more positive current pulses, point h after the application of one or more negative current pulses. For the core in Fig. 12-1, point d corresponds to the core magnetized with flux in a clockwise direction, and point h corresponds to magnetization with flux in the counterclockwise direction.

Example 12-1

Cores can be magnetized by utilizing the magnetic field surrounding a current-carrying wire by simply threading the cores on the wire. For the two possible current directions in the wire shown in Fig. 12-3, what are the corresponding directions of magnetization for the core?

Solution

According to the right-hand rule, a current of +1 magnetizes the core with the flux in a clockwise direction around the core. A current of -1 magnetizes the core with flux in a counterclockwise direction around the core,





Fig. 12-3.

It is now quite easy to see how a magnetic core is used as a binary storage device in a digital system. The core has two states, and we can simply define one of the states as a 1 and the other state as a 0. It is perfectly arbitrary which is which, but for discussion purposes let us define point d as a 1 and point h as a 0. This means that a positive current will record a 1 and result in clockwise flux in the core in Fig. 12-1. A negative current will record a 0 and result in a counterclockwise flux in the core.

We now have the means for recording or writing a 1 or a 0 in the core but we do not as yet have any means of detecting the information stored in the core. A very simple technique for accomplishing this is to apply a current to the core which will switch it to a known state and detect whether or not a large flux change occurs. Consider the core shown in Fig. 12-4. Application of a drive current of -1 will switch the core to the 0 state. If the core has a 0 stored in it, the operating point will move between points g and h on the h curve (Fig. 12-2), and a very small flux change will occur. This small change in flux will induce a very small voltage across the sense-winding terminals. On the other hand, if the core has a 1 stored in it, the operating point will move from point h to point h on the h curve, resulting in a much larger flux change in the core. This change in flux will induce a much larger voltage in the sense winding, and we can thus detect the presence of a 1.

To summarize, we can detect the contents of a core by applying a read pulse which resets the core to the 0 state. The output voltage at the sense winding is

Fig. 12-4. Sensing the contents of a core.






Fig. 12-5. Magnetic-core switching lime characteristics.

much greater when the core contains a 1 than when it contains a 0. We can therefore detect a 1 by distinguishing between the two output-voltage signals. Notice that we could set the core by applying a read current of +1 and detect the larger output voltage at the sense winding as a 0.

The output voltage appearing at the sense winding for a typical core is also shown in Fig. 12-4. Notice that there is a difference of about 3 to 1 in output-voltage amplitude between a 1 and a 0 output. Thus a 1 can be detected by using simple amplitude discrimination in an amplifier. In large systems where many cores are used on common windings tsuch as the large memory systems in digital computers) the 0 output voltage may become considerably larger because of additive effects. In this case, amplitude discrimination is quite often used in combination with a strobing technique. Even though the amplitude of the 0 output voltage may increase because of additive effects, the width of the output will not increase appreciably. This means that the 0 output-voltage signal will have decayed and will be very small before the 1 output voltage has decayed. Thus if we strobe the read amplifiers some time after the application of the read pulse (for example, between 0.5 and 1.0 μ s in Fig. 12-4), this should improve our detection ability.

The switching time of the core is commonly defined as the time required for the output voltage to go from 10 percent up through its maximum value and back down to 10 percent again (see Fig. 12-4). The switching time for any one core is a function of the drive current as shown in Fig. 12-5. It is evident from this curve that an increased drive current results in a decreased switching time. In general, the switching time for a core depends on the physical size of the core, the type of core, and the materials used in its construction, as well as the manner in which it is used. It will be sufficient for our purposes to know that cores are available with switching times from around 0.1µs up to milliseconds, with drive currents of 100 mA to 1 A.

12-2 MAGNETIC-CORE LOGIC

Since a magnetic core is a basic binary element, it can be used in a number of ways to implement logical functions. Because of its inherent ruggedness, the core is a particularly useful logical element in applications where environmental extremes are experienced, for example, the temperature extremes and radiation exposure experienced by space vehicles.

Since the core is essentially a storage device and its content is detected by resetting the core to the O state, any logic system using cores must necessitly be as

24




fig. 12-6. Basic magnetic-core logic element.

dynamic system. The basis for using the core as a logical element is shown in Fig. 12-6. A t input to the core is represented by a current of $\pm t$ at the input winding; this sets a 1 in the core (magnetizes it in a clockwise direction). An advance pulse occurs sometime after the input pulse has disappeared. Logical operations are carried out during the time the advance pulse appears at the advance (reset) winding. At this time the core is forced into the 0 state and a pulse appears at the output winding only if the core previously stored a 1. The current in the output winding can then be used as the input for other cores or other logical elements.

There is some energy loss in the core during switching. For this reason, the output winding normally has more turns than either the input or advance windings, so that the output will be capable of driving one or more cores.

Notice that a 0 can be set in the core by application of a current of -1 at the input winding. Alternatively, a 0 could be stored by a current of +1 into the undotted side of the input winding. The important thing to notice is that either a 1 or a 0 can be stored in the core by application of a current to the proper terminal of the input winding.

To simplify our discussion and the logic diagrams, we shall adopt the symbols for the core and its windings shown in Fig. 12-7. A pulse at the 1 input sets a 1 in the core; a pulse at the 0 input sets a 0 in the core; during the advance pulse, a pulse appears at the output only if the core previously held a 1, Let us now consider some of the basic logic functions using the symbol shown in Fig. 12-7b.

A method for implementing the Oil function is shown in Fig. 12-8a. A current pulse at either the X or Y inputs sets a 1 in the core. Sometime after the input pulse(s) have been terminated, an advance pulse occurs. If the core has been set to the 1 state, a pulse appears at the output winding. Notice that this is truly an oil function since a pulse at either the X or Y input or both sets a 1 in the core.

The method shown in Fig. 12-8b provides the means for obtaining the complement of a variable. The set input winding to the core has a 1 input. This means that during the input pulse time this winding always has a set input current. If there is no current at the X input (signifying X=0), the core is set. Then, when the advance pulse occurs, a 1 appears at the output, signifying that X=1. On the other hand, if





Fig. 12-7. Magnetic-core logic element, (a) Core windings, (b) Logic symbol.

X=1, a current appears at the X input during the set time, and the effects of the X input current and the 1 input current cancel one another. The core then remains in the reset state (recall that the core is reset during the advance pulse). In this case no pulse appears at the output during the advance pulse since the core previously contained a 0. Thus the output represents $\overline{X}=0$.

The AND function can be implemented using a core as shown in Fig. 12-8c. The two inputs to the core are X and Y, and there are four possible combinations of these two inputs. Let's examine these input combinations in detail.

Fig. 12-8. Basic core logic functions. (a) ne. (b) Complement. (c) A40. (d) Exclusive-on.



Magnetic Devices and Memories

- 1. X = 0, Y = 0. Since X = 0, the core cannot be set. Since Y = 0, $\overline{Y} = 1$ and the core will then be reset. Thus this input combination resets the core and it stores a 0.
- 2. X = 0, Y = 1. Since X = 0, the core still cannot be set, Y = 1 and therefore Y = 0. In this input combination, there is no input current in either winding and the core cannot change state. Thus the core remains in the 0 state because of the previous advance pulse.
- 3. X = 1, Y = 0. The current in the X winding will attempt to set a 1 in the core. However, Y = 1 and this current will attempt to reset the core. These two currents offset one another, and the core does not change states. It remains in the 0 state because of the previous advance pulse.
- 4. X = 1, Y = 1. The current in the X winding will set a 1 in the core since $\overline{Y} = 0$ and there is no current in the Y winding. Thus this combination stores a 1 in x the core.

In summary, the input X and \overline{Y} is the only combination which results in a 1 being stored in the core, Thus this is truly an and function.

An exclusive-OR function Can be implemented as shown in Fig. 12-8d by oxing the outputs of two anti-function cores,

Example 12-2

Make a truth table for the exclusive-ox function shown in Fig. 12-8d.

Solution

<u> </u>	Y	χŸ	ĀΥ	XŸ + ŸY
0	0	0	ū	0
0	1	0	ì	1
1	0	1	٥	1
1	1	Ó	0	0

One of the major problems of core logic becomes apparent in the operation of the exclusive-ox shown in Fig. 12-8d. This is the problem of the time required for the information to shift down the line from one core to the next. For the exclusive-ox, the inputs X and Y appear at time t_0 and the AND cores are set or reset at this time. At time t_0 an advance pulse is applied to the AND cores and their outputs are used to set the ox core. Then at time t_0 an advance pulse is applied to the ox core and the final output appears. It should be obvious from this discussion that the operation time for more complicated logic functions may become excessively long.

A second difficulty with this type of logic is the fact that the input pulses must be of exactly the same width. This is particularly true for functions such as the COMPLEMENT and the AND, since the input signals are at times required to cancel one another. It is apparent that if one of the input signals is wider than the other, the core may core roneous data after the input pulses have disappeared.

You will recall that In order to switch a core from one state to another a certain minimum current $I_{\rm m}$ is required. This is sometimes referred to as the select current. The core arrangement shown in Fig. 12-8a can be used to implement an AND function if the X and Y inputs are each limited to one-half the select current $V_{\rm sim}$. In this is way, the only time the core can be set is when both X and Y are present, since this is the only time the core receives a full select current $I_{\rm m}$. Core logic functions can be constructed using the half-select current idea. This idea is quite important; it is forms the basis of one type of large-scale memory system which we discuss tater in this chapter.

12-3 MAGNETIC-CORE SHIFT REGISTER


A review of the previous section will reveal that a magnetic core exhibits at least two of the major characteristics of a flip-flop; first, it is a binary device capable of storing binary information; second, it is capable of being set or reset. Thus it would seem reasonable to expect that the core could be used to construct a shift register or a ring counter. Cores are indeed frequently used for these purposes, and in this section we consider some of the necessary precautions and techniques.

The main idea involves connecting the output of each core to the input of the next core. When a core is reset for set), the signal appearing at the output of that core is used to set for reset) the next core. Such a connection between two cores, called a "single-diode transfer loop," is shown in Fig. 12-9.

There are three major problems to overcome when using the single-diode transfer loop. The first problem is the gain through the core. This is similar to the problem discussed previously, and the solution is the same. That is, the losses in signal through the core can be overcome by constructing the output winding with more turns than the input winding. This ensures that the output signal will have sufficient amplitude to switch the next core.

The second problem concerns the polarity of the output signal. A signal appears at the output when the core is set or when the core is reset. These two signals have opposite polarities, and either is capable of switching the next core. In general, it is desirable that only one of the two output signals be effective, and this can be achieved by the use of the diode shown in Fig. 12-9. In this figure, the current produced in the output winding will go through the diode in the forward direction—tand thus set the next core) when the core is reset from the 1 state to the 0 state. On

Fig. 12-9. Single-diode transfer loop, (a) Circuit, (b) Symbolic representation,



3




Fig. 12-10. Four-core shift register. (a) Symbolic circuit, (b) Waveforms.

the other hand, when the core is being set to the 1 state, the diode will prevent current flow in the output and thus the next core cannot be switched. Notice that the opposite situation could be realized by simply reversing the diode.

The third problem arises from the fact that resetting core 2 induces a current in winding N, which will pass through the diode in the forward direction and thus tend to set a 1 in core 1. This constitutes the transfer of information in the reverse direction and is highly undesirable, Fortunately, the solution to the first problem that of gain) results in a solution for this problem as well. That is, since N_s has lewer windings than N_b this reverse signal will not have sufficient amplitude to switch core 1. With this understanding of the basic single-diode transfer loop, let us investigate the operation of a simple core shift register.

A basic magnetic-core shift register in symbolic form is shown in Fig. 12-10. Two sets of advance windings are necessary for shifting information down the line. The advance pulses occur alternately as shown in the figure. A, is connected to cores:1 and 3 and would be connected to all odd-numbered cores for a larger register. As is connected to cores 2 and 4 and would be connected to all even-numbered cores. If we assume that all cores are reset with the exception of core 1, it is clear that the advance pulses will shift this 1 down the register from core to core until it is shifted "out the end" when core 4 is reset. The operation is as follows: the first A₁ pulse resets core 1 and thus sets core 2. This is followed by an A₂ pulse which resets core 2 and thus sets core 3. The next A_s pulse resets core 3 and sets core 4, and the ... following A_e pulse shifts the 1 "out the end" by resetting core 4. Notice that the two phases of advance pulses are required, since it is not possible to set a core while an advance (or reset) pulse is present.

The output of each core winding can be used as an input to an amplifier to

produce the waveforms shown in Fig. 12-10b. Notice that after four advance pulses the 1 has been shifted completely through the register, and the output lines all remain low after this time.


The need for a two-phase clock or advance pulse system could be eliminated if some defay were introduced between the output of each core and the input of the next core. Suppose that a delay greater than the width of the advance pulses were introduced between each pair of cores, In this case, it would be possible to drive every core with the same advance pulse since the output of any core could not arrive at the input to the next core until after the advance pulse had disappeared.

One method for introducing a delay between cores is shown in Fig. 12-11. The advance-pulse amplitude is several times the minimum required to switch the cores and will reset all cores to the 0 state. If a core previously contained a 0, no switching occurs and thus no signal appears at the output winding. On the other hand, if a core previously contained a 1, current flows in the output winding and charges the capacitor. Some current flows through the set winding of the next core, but it is small because of the presence of the resistor; furthermore, it is overridden by the magnitude of the advance pulse. However, at the cessation of the advance pulse, C remains charged. Thus C discharges through the input winding and R. and sets core 2 to the 1 state.

In this system, the amplitude of the advance pulses is not too critical, but the width must be matched to the RC time constant of the loop. If the advance pulses are too long, or alternatively if the RC time constant is too short, the capacitor will discharge too much during the advance pulse time and will be incapable of setting the core at the cessation of the advance pulse. The RC time constant may limit the upper frequency of operation; it should be noted, however, that resetting a core induces a current in its input winding in a direction which tends to discharge the capacitor.

The arrangements we have discussed here are called one-core-per-bit registers. There are numerous other methods (too many to discuss here) for implementing

Fig. 12-11. Core shift register using a capacitor for delay between cores.



registers and counters, and the reader is referred to the references for more advanced techniques. Some of the other methods include two-core-per-bit systems, modified-advance-pulse systems, modified-winding-core systems, split-windingcore systems, and current-routing-transfer systems.

Example 12-3

Using core symbols and the capacitor-delay technique, draw the diagram for a four-stage ring counter. Show the expected waveforms.


Solution

A ring counter can be formed from a simple shift register by using the output of the last core as the input for the first core. Such a system, along with the expected waveforms, is shown in Fig. 12-12.

COINCIDENT-CURRENT MEMORY

The core shift register discussed in the previous section suggests the possibility of using an array of magnetic cores for storing words of binary information. For examole, a 10-bit core shift register could be used to store a 10-bit word. The operation would be serial in form, much like the 10-bit flip-flop shift register discussed earlier, it would, huwever, be subject to the same speed limitations observed in the serial flip-flop register. That is, since each bit must travel down the register from core to core, it requires a clock periods to shift an a-bit word into or out of the register. This shift time may become excessively long in some cases, and a faster method must then be developed. Much faster operation can be achieved if the information is written into and read out of the cores in a parallel manner. Since all the bits are processed simultaneously an entire word can be transferred in only one

Fig. 12-12. Four-stage ring counter for Example 12-3,






Fig. 12-13. Magnetic-core coincident-current memory.

Magnetic Devices and Memories

clock period. A straight parallel system would, however, require one input wire and one output wire for each core, for a large number of cores the total number of wires makes this arrangement impractical, and some other form of core selection must be developed.

The most popular method for storing binary information in parallel form using magnetic cores is the coincident-current drive system. Such memory systems are widely used in all types of digital systems from small-scale special-purpose machines up to large-scale digital computers. The basic idea involves arranging cores in a matrix and using two half-select currents; the method is shown in Fig. 12-13.

The matrix consists of two sets of drive wires; the X drive wires (vertical) and the Y drive wires (horizontal). Notice that each core in the matrix is threaded by one X wire and one Y wire. Suppose one half-select current $Y_{2}I_{m}$ is applied to line X_{1} and one half-select current V_{2} is applied to line V_{1} . Then the core which is threaded by both lines X, and Y, will have a total of $V_2I_+ + V_2I_- = I_+$ passing through it, and it will switch states. The remaining cores which are threaded by X₁ or Y₁ will each receive only Yala, and they will therefore not switch states. Thus we have succeeded in switching one of the 16 cores by selecting two of the input fines lone of the X lines and one of the Y lines). We designate the core that switched in this case as core X_1Y_1 , since it was switched by selecting lines X_1 and Y_1 . The designation X₁Y₁ is called the address of the core since it specifies its location. We can then switch any core X_aY_a located at address X_aY_a by applying V₂I_a to lines X_a and Y_a. For example, the core located in the lower right-hand corner of the matrix is at the address X_aY_a and can be switched by applying Y_{al} to lines X_a and Y_a .

339

in order that the selected core will switch, the directions of the half-select currents through the X line and the Y line must be additive in the core, in Fig. 12-13, the X select currents must flow through the X lines from the top toward the bottom, while the Y select currents flow through the Y lines from left to right. Application of the right-hand rule will demonstrate that currents in this direction switch the core such that the core flux is in a dockwise direction (looking from the top). We define this as switching the core to the 1 state. It is obvious, then, that reversing the directions of both the X and Y line currents will switch the core to the 0 state. Notice that if the X and Y line currents are in a subtractive direction the selected core receives $Val_m = Val_m = 0$ and the core does not change state.

With this system we now have the ability to switch any one of 16 cores by selecting any two of eight wires. This is a saving of 50 percent over a direct parallel selection system. This saving in input wires becomes even more impressive if we enlarge the existing matrix to 100 cores (a square matrix with 10 cores on each side). In this case, we are able to switch any one of 100 cores by selecting any two of only 20 wires. This represents a reduction of 5 to 1 over a straight parallel selection system.

At this point we need to develop a method of sensing the contents of a core. This can be very easily accomplished by threading one sense wire through every core in the matrix. Since only one core is selected (switched) at a time, any output on the sense wire will be due to the changing of state of the selected core, and we will know which core it is since the core address is prerequisite to selection. Notice that the sense wire passes through half the cores in one direction and through the other half in the opposite direction. Thus the output signal may be either a positive or a negative pulse. For this reason, the output from the sense wire is usually amplified and rectified to produce an output pulse which always appears with the same polarity.

Example 12-4

From the standpoint of construction, the core matrix in Fig. 12-14 is more convenient. Explain the necessary directions of half-select currents in the X and Y lines for proper operation of the matrix.

Solution

Core X_1Y_1 is exactly similar to the previously discussed matrix in Fig. 12-13. Thus a current passing down through X_1 and to the right through Y_1 will set core X_1Y_1 to the 1 state. To set core X_1Y_2 to the 1 state, current must pass down through line X_1 , but current must pass from the right to the left through line Y_2 (check with the right-hand rule). Proceeding in this fashion, we see that core X_1Y_2 is similar to X_1Y_2 . Therefore, current must pass through line Y_2 from left to right. Similarly, core X_1Y_2 is similar to core X_1Y_2 and current must therefore pass through line Y_2 from right to left, in general, current must pass from left to right through the odd-numbered Y_2 lines, and from right to left through even-numbered Y_2 lines.

Now, since current must pass from left to right through line Y_1 , it is easily seen that current must pass upward through line X_1 in order to set core X_2Y_1 . By an argument similar to that given for the Y lines, current must pass downward through the odd-numbered X lines and upward through the even-numbered X lines.




Fig. 12-14. Coincident-current memory matrix (one plane).

The matrix shown in Fig. 12-14 has one extra winding which we have not yet discussed. This is the *inhibit* wire, in order to understand its operation and function, let us examine the methods for writing information into the matrix and reading information from the matrix.

To write a 1 in any core (that is, to set the core to the 1 state), it is only necessary to apply Vxl_m to the X and Y lines selecting that core address. If we desired to write a 0 in any core (that is, set the core to the 0 state), we could simply apply a current of $-Vxl_m$ to the X and Y lines selecting that core address. We can also write a 0 in any core by making use of the *inhibit* wire shown in Fig. 12-14. (We assume that all cores are initially in the 0 state.) Notice that the application of Vxl_m to this wire in the direction shown on the figure results in a complete cancellation of the Y line select current (it also tends to cancel an X line current). Thus to write a 0 in any core, it is only necessary to select the core in the same manner as if writing a 1, and at the same time apply an *inhibit* current to the *inhibit* wire. The major reason for writing a 0 in this fashion will become clear when we use these matrix planes to form a complete memory.

To summarize, we write a 1 in any core X_aY_a by applying Y_aY_a to the select lines X_a and Y_a . A 0 can be written in the same fashion by simply applying Y_aY_a to the inhibit line at the same time (if all cores are initially reset).

To read the information stored in any core, we simply apply $-V_{2}I_{\infty}$ to the proper X and Y lines and detect the output on the sense wire. The select currents of $-V_{2}I_{\infty}$ reset the core; and if the core previously held a 1, an output pulse occurs, if the core previously held a 0, it does not switch, and no output pulse appears.

This, then, is the complete coincident-current selection system for one plane. Notice that reading the information out of the memory results in a complete loss of




Fig. 12-15. Complete coincident-current memory system.

information from the memory, since all cores are reset during the read operation. This is referred to as a destructive readout or DRO system. This matrix plane is used to store one bit in a word, and it is necessary to use n of these planes to store an n-bit word.

A complete parallel Coincident-current memory system can be constructed by stacking the basic memory planes in the manner shown in Fig. 12-15. All the X drive lines are connected in series from plane to plane as are all the Y drive lines. Thus the application of Val_m to lines X_n and Y_n results in a selection of core X_nY_n in every plane. In this fashion we can simultaneously switch n cores, where n is the number of planes. These n cores represent one word of n bits. For example, the top plane might be the LSB, the next to the top plane would then be the second LSB, and so on; the bottom plane would then hold the MSB.

In read information from the memory, we simply apply $-V_{\rm alm}$ to the proper address and sense the outputs on the n sense lines. Remember that readout results in resetting all cores to the 0 state, and thus that word position in the memory is cleared to all 0s.

To write information into the memory, we simply apply V_{2l_m} to the proper X and Y select lines. This will, however, write a 1 in every core. So for the cores in which we desire a 0, we simultaneously apply V_{2l_m} to the inhibit line. For example, to write 1001 in the upper four planes in Fig. 12-15, we apply V_{2l_m} to the proper X and Y lines and at the same time apply V_{2l_m} to the inhibit lines of the second and third planes.

This method of writing assumes that all cores were previously in the 0 state. For this reason it is common to define a memory cycle. One memory cycle is defined as a read operation followed by a write operation. This serves two purposes: first it ensures that all the cores are in the 0 state during the write operation; second, it provides the basis for designing a numbestructive readout (NDRO) system.

It is quite inconvenient to lose the data stored in the memory every time they are read out. For this reason, the NDRO has been developed. One method for accomplishing this function is to read the information out of the memory into a temporary storage register (flip-flops perhaps). The outputs of the flip-flops are then used to drive the inhibit lines during the write operation which follows (inhibit to write a 0 and do not inhibit to write a 1). Thus the basic memory cycle allows us to form an NDRO memory from a DRO memory.

Example 12-5

Describe how a coincident-current memory might be constructed if it must be capable of storing 1,024 twenty-bit words.

Solution

Since there are 20 bits in each word, there must be 20 planes in the memory (there is one plane for each bit). In order to store 1,024 words, we could make the planes square. In this case, each plane would contain 1,024 cores; it would be constructed with 32 rows and 32 columns since $(1024)^{10} = (2^{10})^{10} = 2^6 = 32$. This memory is then capable of storing 1,024 \times 20 = 20,480 bits of information. Typically, a memory of this size might be constructed in a 3-in cube. Notice that in this memory:we have the ability to switch any one of 20,480 cores by controlling the current levels on only 84 wires (32 X lines, 32 Y lines, and 20 inhibit lines). This is indeed a modest number of control lines.

Example 12-6

Devise a means for making the memory system in the previous example a NDRO system.

Solution

ŀ

One method for accomplishing this is shown in Fig. 12-16. The basic core array consists of twenty 32-by-32 core planes. For convenience, only the three LSB planes and the MS8 core plane are shown in the diagram. The wiring and operation for the other planes are the same. For clarity, the X and Y select lines have also been omitted. The output sense line of each plane is fed into a hippilar amplifier which rectifies and amplifies the output so that a positive pulse appears any time a set core is reset to the 0 state. A complete memory cycle consists of a clear pulse followed by a read pulse followed by a write pulse. The proper waveforms are shown in Fig. 12-17. The clear pulse first sets all flip-flops to the 0 state (this clear pulse can be generated from the trailing edge of the write pulse). When the read line goes high, all the AND gates driven by the bipolar amplifiers are enabled. Shortly after the rise of the read pulse, $-V_{2}I_{m}$ is applied to the X and Y lines design nating the address of the word to be read out. This resets all cores in the selected word to the 0 state, and any core which contained a 1 will switch. Any core which switches generates a pulse on the sense line which is amplified and appears as a positive pulse at the output of one of the bipolar amplifiers. Since the read AND gates are enabled, a positive pulse at the output of any amplifier passes through the AND gate and sets the (lip-flop. Shortly thereafter the half-select currents disappear.




Fig. 12-16. NDRO system for Example 12-4.

the read line goes low, and the flip-flops now contain the data which were previously in the selected cores. Shortly after the read line goes low, the write line goes high, and this enables the write and gates (connected to the inhibit line drivers). The 0 side of any flip-flop which has a 0 stored in it is high, and this enables the write and gate to which it is connected, in this manner an inhibit current is applied to any core which previously held a 0. Shortly after the rise of the write pulse, positive half-select currents are applied to the same X and Y lines. These select currents set a 1 in any core which does not have an inhibit current. Thus the information stored in the flip-flops is written directly back into the cores from which it came. The half-select currents are then reduced to zero, and the write line goes low. The fall of the write line is used to reset the flip-flops, and the system is now ready for another read/write cycle.

The NDRO memory system discussed in the preceding example provides the means for reading information from the system without losing the individual bits stored in the cores. To have a complete memory system, we must have the




Fig. 32-17. NDRO waveforms for Fig. 12-16 (read from memory),

capability to write information into the cores from some external source (e.g., input data). The write operation can be realized by making use of the exact same NORO waveforms shown in Fig. 12-17. We must, however, add some additional gates to the system such that during the read pulse the data set into the flip-flops will be the external data we wish stored in the cores. This could easily be accomplished by adding a second set of ANO gates which can be used to set the flip-flops. The logic diagram for the complete memory system is shown in Fig. 12-18. For simplicity, only the LSB is shown since the logic for every bit is identical.

For the complete memory system we recognize that there are two distinct operations. They are write into memory (i.e., store external data in the cores) and read from memory (i.e., extract data from the cores to be used elsewhere). For these two operations we must necessarily generate two distinct sets of control waveforms. The waveforms for read from memory are exactly those shown in Fig. 12-17, and the events are summarized as follows:

- 1. The clear pulse resets all flip-flops,
- During the read pulse, all cores at the selected address are reset to 0, and the data stored in them are transferred to the flip-flops by means of the read AND gates.
- During the write pulse, the data field in the flip-flops are stored back in the
 cores by applying positive half-select currents (the inhibit currents are controlled by the 0 sides of the flip-flops and provide the means of storing 0s in the
 cores).

The write into memory waveforms are exactly the same as shown in Fig. 12-17 with one exception: that is, the read pulse is replaced with the enter data pulse. The events for write into memory are shown in Fig. 12-19, and are summarized as follows:

- 1. The clear pulse resets all flip-flops.
- 12. Ouring the enter data pulse, the negative half-select corrents reset all cores at the selected address. The core outputs are not used, however, since the read AND gates are not enabled. Instead, external data are set into the flip-flops through the enter AND gates.




Fig. 12-18. Complete NORO memory system (LS8 plane only).


During the write pulse, data held in the flip-flops are stored in the cores exactly as before.

In conclusion, we see that write into memory and read from memory are exactly the same operations with the exception of the data stored in the flip-flops. The waveforms are exactly the same when the read and enter data pulses are used appropriately, and the same total cycle time is required for either operation.

It should be pointed out that a number of difficulties are encountered with this type of system. First of all, since the sense wire in each plane threads every core in that plane, a number of undesired signals will be on the sense wire. These undesired signals are a result of the fact that many of the cores in the plane receive a half-select current and thus exhibit a slight flux change.

The geometrical pattern of core arrangement and wiring shown in Fig. 12-13 represents an attempt to minimize the sense-line noise by cancellation. For example, the signals induced in the sense line by the X and Y drive cuttents would hopefully

Fig. 12-19. NORO waveforms for Fig. 12-16 (write into memory).



the canceled out since the sense line crosses these lines in the opposite direction the same number of times. Furthermore, the sense line is always at a 45° angle to the X and Y select lines. Similarly, the noise signals induced in the sense line by the partial switching of cores receiving half-select currents should cancel one another. This, however, assumes that all cores are identical, which is hardly ever true:

Another method for eliminating noise due to cores receiving half-select currents would be to have a core which exhibits an absolutely rectangular BH curve as shown in Fig. 12-20a. In this case, a half-select current would move the operating point of the core perhaps from point a to point b on the curve. However, since the top of the curve is horizontal, no flux change would occur, and therefore no undesired signal could be induced in the sense wire. This is an ideal curve, however, and cannot be realized in actual practice. A measure of core quality is given by the squareness ratio, which is defined as

Squareness ratio =
$$\frac{B_r}{B_m}$$


This is the ratio of the flux density at the remanent point B, to the flux density at the switching point B_m and is shown graphically in Fig. 12-20b. The ideal value is, of course, 1.0, but values between 0.9 and 1.0 are the best obtainable.

12-5 MEMORY ADDRESSING

In this section we investigate the means for activating the X and Y selection lines which supply the half-select currents for switching the cores in the memory. First of all, since it typically requires 100 to 500 mA in each select line (that is, I_m is typically between 100 and 500 mA), each select line must be driven by a current amplifier. A special class of transistors has been developed for this purpose; they are referred to as core drivers in data sheets. What is then needed is the means for activating the proper core-driver amplifier.

Up to this point, we have designated the X lines as $X_1, X_2, X_3, \dots, X_n$, and the Y

Fig. 12-20. Hysteresis curves. (a) Ideal, (b) Practical (realizable),



times as $Y_1, Y_2, Y_3, \dots, Y_n$. For a square matrix, n is the number of cores in each row or column, and there are then n^2 cores in a plane. When the planes are arranged in a stack of Af planes, where M is the number of bits in a word, we have a memory capable of storing n^2 , M-bit words. Any two select lines can then be used to read or write a word in memory, and the address of that word is X_nY_n , where a and b can be any number from 1 to n. For example, X_1Y_2 represents the column of cores at the intersection of the X_1 and Y_2 select lines, and we can then say that the address of this word is 23. Notice that the first digit in the address is the X fine and the second digit is the Y line. This is arbitrary and could be reversed.

This method of address designation entails but one problem: in a digital system we can use only the numbers 1 and 0. The problem is easily resolved, however, since the address 23, for example, can be represented by 010 011 in binary form, if we use three bits for the X line position and three bits for the Y line position, we can then designate the address of any word in a memory having a capacity of 64 words or less. This is easy to see, since with three bits we can represent eight decimal numbers, which means we can define an $8 \times 8 = 64$ word memory. If we chose an eight-bit address, four bits for the X line and four bits for the Y line, we could define a memory having $2^4 \times 2^4 = 16 \times 16 = 256$ words, in general, an address of β bits can be used to define a square memory of 2^6 words, where there are 8/2 bits for the X lines and 8/2 bits for the Y lines, From this discussion it is easy to see why large-scale coincident-current memory systems usually have a capacity which is an even power of 2.

Example 12-7

What would be the structure of the binary address for a memory system having a capacity of 1,024 words?

Solution

Since $2^{10} = 1,024$, there would have to be 10 bits in the address word. The first five ± 15 could be used to designate one of the required 32 X lines, and the second five ± 15 could be used to designate one of the 32 Y lines.

Example 12-8

For the memory system described in the previous example, what is the decimal address for the following binary addresses?

(** 10110-0010)

11001-01010

(c) 11110 00001

Solution

- ia) The first five bits are the X line and correspond to the decimal number 22. The second five bits represent the Y line and correspond to the decimal number 5, hus the address is $X_{ex}Y_{ex}$.
 - (b) $11001_s = 25_{ta}$ and $01010_s = 10_{tb}$. Therefore, the address is $X_{ss}Y_{tb}$.
 - (c) The address is $X_{aa}Y_a$.

ie B bits of the address in a typical digital system are stored in a series of flip-




Fig. 12-21. Coincident-current memory addressing.

flops called the "address register." The address in binary form must then be decoded into decimal form in order to drive one of the X line drivers and one of the Y line driver amplifiers as shown in Fig. 12-21. The X and Y decoding matrices shown in the figure can be identical, and are essentially binary-to-decimal decoders. Binary-to-decimal decoding and appropriate matrices were discussed in Chap. 10.

12-6 SEMICONDUCTOR MEMORIES - BIPOLAR

Reduced cost and size, improved reliability and speed of operation, and increased packing density are among the technological advances which have made remiconductor memories a reality in modern digital systems. A bipolar memory is constructed using the familiar bipolar transistor, while the MOS memory makes use of the MOSFET. In this section we consider the characteristics of bipolar semiconductor memories; MOS memories are considered in the next section.

A "memory cell" is a unit capable of storing binary information; the basic memory unit in a bipolar semiconductor memory is the flip-flop (latch) shown in Fig. 12-22. The cell is selected by raising the X select line and the Y select line; the sense lines are both returned through low-resistance sense amplifiers to ground. If the cell contains a 1, current is present in the 1 sense line. On the other hand, if the cell contains a 0, current is present in the 0 sense line.

To write information into the cell, the X and Y select lines are held high; holding the 0 sense line high $(\pm V_{cc})$ while the 1 sense line is grounded writes a 1 into the cell. Alternatively, holding the 1 sense line high $(\pm V_{cc})$ and the 0 sense line at ground during a select; writes a 0 into the cell. The basic bipolar memory cell in Fig. 12-22 can be used to store one binary digit (bit), and thus many such cells are required to form a memory.

Sixteen of the RS flip-flop cells in Fig. 12-22 have been arranged in a 4-by-4 ma-




fig. 12-22. Bipolar memory cell circuit.

trix to form a 16-word by one-bit memory in Fig. 12-23. It is referred to as a random access memory (RAM) since each bit is individually addressable by seaccting one X line and one Y line. It is also a nondestructable readout since the readexecution does not after the state of the selected flip-flip. This memory comes on a single semiconductor chip lin a single package) as shown in Fig. 12-24a. To construct a 16-word memory with more than one bit per word requires stacking these basic units. For example, six of these chips can be used to construct a 16-word by six-hit memory as shown in Fig. 12-24b. The X and Y address lines are all connected in parallel. The units shown in Figs. 12-23 and 12-24 are essentially equivalent to the Texas Instruments 9033 and Fairchild 93407 (\$033 or 9033).

Example 12-9

Using a 9033, explain how to construct a 16-word by 12-bit memory. What address would select the 12-bit word formed by the bits in column 1 and row 1 of each plane?

Solution

Connect twelve 16-word by one-bit memory planes in parallel. The address $X_aX_aX_aY_aY_aY_aY_a = 10001000$ selects the bit in the first column and the first row of each plane (a 12-bit word represented by the vertical column of 12 bits).

for larger memories, the appropriate address decoding, driver amplifiers, and read/write togic are all constructed in a single package. Such a unit, for example, is the Fairchild 93415-this is a 1,024-word by one-bit read/write RAM. The logic diagram is shown in Fig. 12-25. An address of 10 bits is required ነሌ ለተለያለ ለሌላ ለሌላ ነው obtain 1,024 words. That is, x bits provide 2* word




Fig. 12-23. 16-word 1-bit memory.

locations. In this case, the 10-bit address is divided into two groups of five hits each. The first five (A₁, A₂, A₃, A₄) select a unique group of 32 lines from the 32-by-32 array. The second five (Ap. Ap. Ap. Ap. Ap. select exactly one of the 32 preselected lines for reading or writing. These basic units are then stacked in parallet as shown previously; in units provide a memory having 1,024 words by it bits.

Another interesting and useful type of semiconductor memory is shown in Fig. 12-26. This is a bipolar TTL read-only memory (ROM), The information stored in a ROM can be read out, but new information cannot be written into it. Thus, the information stored is permanent in nature, ROMs can be used to store mathematical tables, code translations, and other fixed data. The logic required for a ROM is generally simpler than that required for a read/write memory, and the unit shown in Fig. 12-26 (equivalent to a TI 9034 or Fairchild 93434) provides an eight-bit output word for each five-bit input address. There are, of course, 32 words, since an dress of five bits provides 32 words ($2^4 = 32$),





Fig. 12-24. (a) Logic diagram. (b) Six chips stacked to get a 16-word × 6-bit memory.

Fig. 12-25. 1024-word × 1-bit RAM.



Example 12-10

How many address bits are required for a 123-word by four-bit ROM constructed similarly to the unit in Fig. 12-26? How many memory cells are there in such a unit?


Solution

It requires seven address bits, since $2^{t} = 128$. There would be $128 \times 4 = 512$ memory cells.

12-7 SEMICONDUCTOR MEMORIES—MOS

The basic device used in the construction of an MOS semiconductor memory is the MOSFET. Both p-channel and n-channel devices are available. The n-channel memories have simpler power requirements, usually only $\pm V_{ec}$, and are quite compatible with TTL since they are usually referenced to ground and have positive signal levels up to $\pm V_{ec}$. The p-channel devices generally require two power-supply voltages and may require signal inversion in order to be compatible with TTL. MOS devices are somewhat simpler than bipolar devices; as a result, MOS memories can be constructed with more bits on a chip, and they are generally less expensive than bipolar memories. The intrinsic capacitance associated with an MOS device generally means that MOS memories are slower than bipolar units, but this capacitance can be used to good advantage, as we shall see.

Fig. 12-26. 256-bit (32-word × 5-bit) ROM.






fig. 12-27.

An RS flip-flop constructed using MOSFETs is shown in Fig. 12-27. It is a standard bistable circuit, with Q_1 and Q_2 as the two active devices, and Q_3 and Q_4 acting as active pull-tups (essentially resistances). Q_5 and Q_6 couple the flip-flop outputs to the two bit lines. This cell is constructed using n-channel devices, and whection is accomplished by holding both the word line and the bit select line high $i+V_{CP}$). The positive voltage on the word line turns on Q_5 and Q_6 and the positive voltage in the bit select line turns on Q_7 and Q_6 . Under this condition, the flip-flop outputs are coupled directly to the bit output amplifier (one input side is high, and the other must be low). On the other hand, data can be stored in the cell when it is selected by applying 1 or 0 H V_{CC} or 0 V dc) at the data input terminal. The basic memory cell in Fig. 12-27 is used to construct a 1,024-bit RAM having a logic diagram similar to Fig. 12-25. This particular unit is a 2602 as manufactured by Signetics Corp.

A memory ceil using p-channel MOSFETs is shown in Fig. 12-28, Q_1 and Q_2 are the two active devices forming the flip-flop, while Q_2 and Q_4 act as active load resistors. The cell is selected by a low logic level at the bit select input. This couples the contents of the flip-flop out to appropriate amplifiers (as in Fig. 12-27) through Q_4 and Q_6 .

A static memory is comprised of cells capable of storing binary information indefinitely. For example, the bipolar or MOSFET (tip-flop remains set or reset as long





Fig. 12-28.

¢

as power is applied to the circuit. Also, a magnetic core remains set or reset, even if power is removed. These basic memory cells are used to form a static memory. On the other hand, a dynamic memory is composed of memory cells whose contents tend to decay over a period of time (perhaps milliseconds or seconds); thus, their contents must be restored trefreshed) periodically. The leaky capacitance associated with a MOSFET can be used to store charge, and this is then the basic unit used to form a dynamic memory. (There are no dynamic bipolar memories because there is no suitable intrinsic capacitance for charge storage.) The need for extra

Fig. 12-29. Basic dynamic memory cell.






Fig. 12-30. 1103 Dynamic RAM logic diagram.

timing signals and logic to periodically refresh the dynamic memory is a disadvantage, but the higher speeds and lower power dissipation, and therefore the increased cell density, outweight the disadvantages. Note that a dynamic memory dissipates energy only when reading, writing, or refreshing cells, A typical dynamic memory cell is shown in Fig. 12-29.

The dynamic memory cell in Fig. 12-29 is constructed from p-channel MOSFETs. The gate capacitance (shown as a dotted capacitor) is used as the basic storage element. To write into the cell requires holding the write bus at a low logic level; then a low level at the write data input charges the gate capacitance (stores a 1 in the cell). With the write bus held low, and a high logic level $(\pm V_{cr})$ at the write data input, the gate capacitance is discharged (a 0 is stored in the cell).

To read from the cell requires holding the read bus input at a low logic level. If the gate capacitance is charged (cell contains a 1), the read data line goes to $\pm V_{in}$; if the cell contains a 0, the read data line remains low,

The memory cell in Fig. 12-29 is used by a number of manufacturers to construct the widely used 1101 1,024-bit dynamic RAM. The logic dragram is shown in Fig. 12-30. Refer to manufacturers' data sheets for more detailed operating information.

12-8 MAGNETIC-DRUM STORAGE

Magnetic cores and remiconductor devices arranged in three-dimensional form offer great advantages as memory systems. By far the most important advantage is the speed with which data can be written into or read from the memory system. This is called the access time, and for core memory systems it is simply the time of one read/write cycle. Thus the access time is directly related to the clock, and typical values are from less than 1 to a few microseconds. These types of memory

systems are said to be random-access since any word in the memory can be selected at random. The primary disadvantage of this type of memory system is the cost of construction for the amount of storage available. As an example, recall that a magnetic tape is capable of storing large quantities of data at a relatively low cost per bit of storage. A typical tape might be capable of storing up to 20 million characters, which corresponds to 120 million bits (Chap. 10). To construct such a memory with magnetic cores requires about 3 million cores per plane, assuming we use a stack of 36 planes corresponding to a 36-bit word. It is quite easy to understand the impracticality of constructing such a system. What is needed, then, is a system capable of storing information with less cost per bit but having a greater capacity.

Such a system is the magnetic-drum storage system. The basis of a magnetic drum is a cylindrical-shaped drum, the surface of which has been coated with a magnetic material. The drum is rotated on its axis as shown in Fig. 12-31, and the read/write heads are used to record information on the drum or read information from the drum. Since the surface of the drum is magnetic, it exhibits a rectangular-hysteresis-loop property and can thus be magnetized. The process of recording on the drum is much the same as for recording on magnetic tape, as discussed in Chap. 10, and the same methods for recording are commonly used ti.e., RZ, NRZ, and NRZ0. The data are recorded in tracks around the circumference of the drum, and there is one read/write head for each track. There are three major methods for storing information on the drum surface; they are bit-serial, bit-parallel, and bit-serial-parallel.

In bit-serial recording, all the bits in one word are stored sequentially, side by side, in one track of the drum. Bit-serial storage is shown in Fig. 12-32a. Storage densities of 200 to 1.000 bits per in are typical for magnetic drums. A typical drum might be 8 in in diameter and thus have the capacity to store $n \times 8$ in \times 200 bits per in \approx 5,024 bits in each track. Orums have been constructed with anywhere from 15 to 400 tracks, and a spacing of 20 tracks to the inch is typical, If we assume this particular drum is 8 in wide and has a total of 100 tracks, we see immediately that it has a storage capacity of 5,024 bits per track \times 100 tracks \approx




Fig. 12-31. Magnetic-drum storage.




Fig. 12-32. Magnetic-drum organization. (a) Bit-serial storage. (b) Bit-parallel storage.

502,400 bits of information. Compare this capacity with that of a coincident core memory, which is 64 cores on a side (quite a large core system) with 64 core planes. This core memory has a capacity of $2^6 \times 2^4 \times 2^6 \approx 262,144$ bits. The drum described above is actually considered small, and much larger drums have been

Example 12-11

(c)

A certain magnetic drum is 12 in in diameter and 12 in long. What is the storage capacity of the drum if there are 200 tracks and data are recorded at a density of

Solution

Each track has a capacity of $\pi \times 12$ in \times 500 bits per in \approx 18.640 bits. Since there are 200 tracks, the drum has a total capacity of $18,840 \times 200 \approx 3,768,000$ bits.

in the preceding example, each track has the ability to store about 18,840 bits. If we use a 36-bit word, we can store about 523 words in each track. Since the words are stored sequentially around the drum, and since there is only one read/write

head for the track, it is easy to see that we may have to wait to read any one word. That is, the drum is rotating, and the word we want to read may not be under the read head at the time we choose to read it. It may in (act have just passed under the head, and we will have to wait until the drum completes nearly a full revolution ... before it is under the head again. This points out one of the major disadvantages of the drum compared with the core storage. That is the problem of access time. On the average, we can assume that we will have to wait the time required for the drum to Complete one-half a revolution. A drum is thus said to have restricted access.

Example 12-12

If the drum in Example 12-11 rotates at a speed of 3,000 rpm, what is the average access time for the drum?

Solution

3,000 rpm = 50 rps. Thus the time for one revolution is 1/(50 rps) = 20 ms. Thus, the average access time is one-half the time of one revolution, which is 10 ms. Contrast this with a coincident-current core memory which has a direct access time of a few microseconds.

Notice in the previous example that it requires a short period of time to read the 36 bits of the word, since they appear under the read head one bit at a time in a serial fashion. The actual time required is small compared with the access time and is found to be (20 ms/r)/(523 words per track) # 40 µs. This read time can be reduced by storing the data on the drum in a parallel manner, as shown in Fig. 12-32b.

The average access time for bit-parallel storage is the same as for bit-serial storage, but it is possible to read and record information at a much faster rate with the bit-parallel system. Let us use the drum in Example 12-11 once more. Since there are 523 words around each track, and since the drum rotates at 50 rps, we can read for write) 523 words per revolution × 50 rps = 26,150 words per second. If the data were stored in parallel fashion, we could read (or write) at 36 times this rate, or at a rate of 18,840 words per revolution × 50 rps = 942,000 words per secand. We would, of course, arrange to have the number of tracks on the drum an even multiple of the number of bits in a word. For example, with a 36-bit word we might use a drum having 36 or 72 or 108 tracks.

A third method for recording data on a drum is called "bit-serial-parallel." The method is shown in Fig. 12-32c and is commonly used for storing BCD information. The access and read (or write) times are a combination of the serial and parallel times. One BCD character occupies one bit in each of four adjacent tracks. Thus, every four tracks might be called a "band," and each BCD character occupies one space in the band. If there are 36 BCD characters in a word, we can store \$23 words on the drum of Example 12-11.

Quite often the access time is speeded up by the addition of extra read/write. heads around the drum. For example, we might use two sets of heads placed on . C opposite sides of the drum. This would obviously cut the access time in half. Atternatively, we might use three sets of heads arranged around the drum at 120° angles. This would reduce the access time by one-third.

Since writing on and reading from the drum must be very carefully timed, one track in the drum is usually reserved as a timing track. On this track, a series of timing pulses is permanently recorded and is used to synchronize the write and read operations. For the drum discussed in Example 12-11, there are 523 words in each track around the circumference of the drum. We might then record a series of 523 equally spaced timing marks around the circumference of the timing track. Each pulse would then designate the read or write position for a word on the drum.

STUDY AIDS

Summary

A wide variety of magnetic devices can be used as binary devices in digital systems. By far the most widely used is the magnetic core. Cores can be used to implement various logic functions such as ANO, OR, and NOT, and more complicated functions can be formed from combinations of these basic circuits. Magnetic-core shift registers and ring counters can be constructed by using the single-diode transfer loop between cores. Magnetic-core logic is particularly useful in applications experiencing environmental extremes.

Direct-access memories with very fast access times can be conveniently constructed using either magnetic cores or transistors. The most popular method for constructing these memories is the coincident-current technique. Memories constructed using cores are inherently DRO-type memories but can be transformed into NDRO memories by the addition of external logic.

Semiconductor memories constructed from bipolar transistors or MOSFETs are available. Bipolar memories are static memories, but are available as random-access ROMs, or as complete read/svrite units. MOS memories can be either static or dynamic, and are available as RAMs.

Magnetic drums and disks provide larger storage capacities at a lower cost per bit than core-type memories. They do, however, offer the disadvantage of increased access time.

Glossary

access time. For a coincident-current memory, it is the time required for one read/write cycle. In general, it is the time required to write one word into memory or to read one word from memory.

address. A series of binary digits used to specify the location of a word stored in a memory.

coincident-current selection. The technique of applying Val_m on each of two lines passing through a magnetic device in such a way that the net current of I_m will switch the device.

DRO Destructive readout.

dynamic memory. A memory whose contents must be restored periodically, hysteresis. Derived from the Greek word hysteresis, which means to lag behind, hysteresis curve. Generally a plot of magnetic flux density B versus magnetic force.

H. Can also refer to the plot of magnetic flux φ versus magnetizing current t. memory cycle—th a coincident-current memory system, a read operation followed by a write operation.

NDRO Nondestructive readout.

RAM Random-access memory.

ROM Read-only memory.

select current I_m. The minimum current required to switch a magnetic device, single-diode transfer loop. A method of coupling the output of one magnetic core to the input of the next magnetic core.

squareness ratio. A measure of core quality, From the hysteresis curve, it is the ratio $\mathbf{B}_{i}/\mathbf{B}_{m}$.

static memory. A memory capable of storing binary information indefinitely.

Review Questions

- 1. Name one advantage of a ferrite core over a metal-ribbon core.
- 2. Name one advantage of a metaf-ribbon core over a ferrite core.
- 3. Describe the method for detecting a stored 1 in a core.
- Why is a strobing technique often used to detect the output of a switched core?
- 5. How is core switching time t, affected by the switching current?
- Explain why more complicated logic functions using cores can lead to excessive operating times.
- 7. What is the purpose of the diode in the single-diode transfer loop?
- 8. Why is a delay in signal transfer between cores desired?
- Explain how the R and C in Fig. 12-11 introduce a delay in signal transfer between cores.
- 10. Explain the operation of the sense wire in a magnetic-core matrix plane. Why is it possible to thread every core in the plane with the same wire?
- 11. Explain how it is possible to store a 0 in a coincident-current memory core using the inhibit line.
- Why is a basic coincident-current core memory inherently a DRO-type system?
- 13. In the basic memory cycle for a coincident-current core memory system, why must the read operation come before the write operation?
- 14. What is the difference between the write into memory and the read from memory cycles for a coincident-current core memory system?
- 15. Explain the meaning of the title "64-word by eight-bit static RAM."
- 16. Why are there no dynamic bipolar memories?
- 17. What does it mean to "refresh" a dynamic memory?

- Describe the difference between random-access and restricted-access memories.
- Describe the advantages of using a magnetic-drum storage system.

Problema

- 17-1. Draw a typical hysteresis curve for a core, and show the two remanent points.
- 12-2. Show graphically on a \$1 curve the path of the operating point as the core is switched from a 1 to a 0. Repeat for switching from a 0 to a 1.
- 12-3. Draw the symbol for a magnetic-core logic element, and explain the function of each winding.
- 12-4. Draw a set of waveforms showing how the exclusive-ox circuit of Fig. 12-8rl must operate (notice it requires only two clocks which are spaced 180° out of phase).
- 12-5. Draw a single-diode transfer loop between two cores, and explain its operation task waveforms if needed).
- 12-6. Draw a schematic and the waveforms for a core ring counter which provides seven output pulses.
- 12-7. Draw a sketch and explain how a core can be switched by the coincident-current method.
- 12-8. Make a sketch similar to Fig. 12-15 showing a three-dimensional core memory capable of storing 100 ten-bit words. Show all input and output lines clearly.
- 12-9. Describe the geometry of a coincident-current core memory capable of storing 4,096 thirty-six-bit words (i.e., how many planes, how many cores per plane, etc.).
- 12-10. How many bits can be stored in the memory in Prob. 12-9?
- 12-11. How many control lines are required for the memory in Prob. 12-9?
- 12-12. Show graphically the meaning of squareness ratio for a magnetic core, and explain its importance for magnetic-core memories.
- 12-13. Describe a structure for the address which could be used for the memory of Prob. 12-9.
- 12-14. If a certain core memory is composed of square matrices, what is the word capacity if the address is 12 binary digits?
- 12-15. How many bits are required in the address of a 256-word by one-bit read/write bipolar RAM?
- 12-16. Draw the polarity of the stored charge on the gate capacitance shown in the basic dynamic memory cell in Fig. 12-29.

- 12-17. What is the bit-storage capacity of a magnetic drom 10 in in diameter if data are stored with a density of 200 bits per in in 20 tracks?
- 12-18. What would be the diameter of a magnetic drum capable of storing 3.140 thirty-six-bit words if there are 10 tracks and data are stored bit-serial at 300 bits per inf
- 12-19. What is the average access time for the drum in Prob. 12-18 if it rotates at 36,000 rpm? What could be done to reduce this access time by a factor of 27
- 12-20. For the drum in Prob. 12-18, at what bit rate must data be moved li.e., read or write) if the drum rotates at 36,000 rpm?

Introduction to Digital Computers

1141


The digital principles discussed in the previous chapters have been utilized to devise a great many different digital systems. The applications are many and varied. They include simple systems such as counters and digital clocks, and more complex applications such as digital voltmeters. A/D converters, frequency counters, and time-period measuring systems. Among the most sophisticated digital systems devised are digital computers, including special-purpose machines, small general-purpose computers (such as the Digital Equipment Corp. PDP-8/E), and large general-purpose computers (such as the IBM 360 and 370 systems). In this chapter we consider some of the basic principles common to digital computer systems.

After studying this chapter you should be able to


- State the difference between a special purpose and a general purpose digital computer.
- 2. Discuss the 4 main blocks in a general purpose computer.
- 3. Write a simple computer program using mnemonic code.

.14-1 BASIC CLOCKS

The operation or control of a digital system can be classified in two general calegories—synchronous and asynchronous. In a synchronous system the flip-flops are controlled by the system clock and can therefore Change states only when the clock changes state. Therefore, all the flip-flops and logic gates change levels in time (or in synchronism) with the clock. An example of such a synchronous system is the parallel counter constructed using the master/slave clocked flip-flops. In this counter, the flip-flops can change state only when the clock goes low and at moother time (notice that a system could be constructed such that the flip-flops which change state when the clock goes high). On the other hand, in an asynchronous system the flip-flops are controlled by events which occur at random times. Thus



ď






Fig. 14-1. Basic system Clock.

the flip-flops may change states at random and are not in synchronism with any timing signal such as a clock. An example of such a system might be the operation of a push button by a human operator. Depression of the push button would cause a flip-flop to change state. Since the operator can depress the button at any time he or she desires, the flip-flop would change states at some random time, and this is therefore an asynchronous operation. Most large-scale digital systems operate in the synchronous mode; if you give a little thought to the checkout and maintenance of such a system, it is easy to see why.

Since all logic operations in a synchronous machine occur in synchronism with a clock, the system clock becomes the basic timing unit. The system clock must provide a periodic waveform which can be used as a synchronizing signal. The square wave shown in Fig. 14-1a is a typical clock waveform used in a digital system. It should be noted that the clock need not be a perfectly symmetrical square wave as shown. It could simply be a series of positive pulses (or negative pulses) as shown in Fig. 14-1b. This waveform could, of course, be considered as an asymmetrical square wave. The main requirement is simply that the clock be perfectly periodic. Notice that the clock defines a basic timing interval during which logic operations must be performed. This basic timing interval is defined as a clock cycle time and is equal to one period of the clock waveform. Thus all logic elements, flip-flops, counters, gates, etc., must complete their transitions in less than one cluck cycle time.

Example 14-1

What is the clock cycle time for a system which uses a 500-kHz clock? A 2-MHz clock?

Solution

A clock cycle time is equal to one period of the clock. Therefore, the clock cycle time for a 500-kHz clock is $1/(500 \times 10^3) \approx 2 \ \mu s$. For a 2-MHz clock, the clock cycle time is $1/(2 \times 10^5) \approx 0.5 \ \mu s$.

Example 14-2

The total propagation delay through a master/slave clocked flip-flop is given as 100 ns. What is the maximum clock frequency that can be used with this flip-flop?

Solution


An alternative way of expressing the question is, how fast can the flip-flop operate? The flip-flop must complete its transition in less than one clock cycle time. There-

fore, the minimum clock cycle time must be 100 ns, 50, the maximum clock frequency must be $1/(100 \times 10^{-8}) = 10$ MHz.

In many digital systems the clock is used as the basic standard for measurement. For example, the accuracy of the digital clock discussed in Chap. 9 is related directly to the frequency of the clock used to drive the counter, if the clock changes frequency, the accuracy is reduced. For this reason, it is necessary to ensure that the clock maintains a stable and predictable frequency. In many digital systems only short-term stability is required of the clock. This would be the case in a system where the clock could be monitored and adjusted periodically. For such a system, the basic clock might be derived from a free-running multivibrator or a simple sine-wave oscillator as shown in Fig. 14-2a and b. for the free-running multivibrator the clock frequency f is given by

$$I = \frac{1}{2RC \ln (1 + V_c/V_s)}$$
 (14.1)

fig. 14-2. Basic clock circuits. (a) Free-running multivibrator. (b) Wien-bridge Oscillator.






Fig. 14-3. Crystal oscillator.

From Eq. (14-1) it can be seen that the basic clock frequency is affected by the supply voltages as well as the values of the resistors R and capacitors C. Even so, it is possible to construct multivibrators such as this which have stabilities better than a few parts in 10^a per day. The frequency of oscillation f for the Wien-bridge oscillator is given by

$$I = \frac{1}{2\pi RC} \,. \tag{14-2}$$


Again it is not difficult to construct these oscillators with stabilities better than a few parts in 10° per day. If greater clock accuracy is desired, a crystal-controlled oscillator such as that-shown in Fig. 14-3 might be used. This type of oscillator is quite often housed in an enclosure containing a heating element which maintains the crystal at a constant temperature. Such oscillators can have accuracies better than a few parts in 10° per day.

Example 14-3

The multivibrator in Fig. 14-2a is being used as a system clock and operated at a frequency of 100 kHz. If its accuracy is better than ± 2 parts in 10^3 per day, what are the maximum and minimum frequencies of the multivibrator?

Solution

One part in 10^3 can be thought of as 1 cycle in 1,000 cycles. Two parts in 10^3 can be thought of as 2 cycles in 1,000 cycles. Since the multivibrator runs at 100 kHz, two parts in 10^3 is equivalent to 200 cycles. Thus the maximum frequency would be 100 kHz + 200 cycles = 100.2 kHz, and the minimum frequency would be 100 kHz - 200 cycles = 69.8 kHz.



None of the oscillators shown in Figs. 14-2 and 14-3 has a square-wave output waveform, and it is therefore necessary to convert the basic frequency into a square wave before use in the system. The simplest way of accomplishing this is to use a Schmitt trigger on the output of the basic oscillator as shown in Fig. 14-4. This provides two advantages:

- 1. It provides a square wave of the basic clock frequency as desired.
- It ensures that the clock-output amplifier (the Schmitt trigger in this case) has enough power to drive all the necessary circuits without loading the basic oscillator and thus changing the oscillating frequency.

14-2 CLOCK SYSTEMS

Quite often it is desirable to have clocks of more than one frequency in a system. Alternatively, it might be desirable to have the ability to operate a system at different clock frequencies. We might then begin with a basic clock which is the highest frequency desired and develop other basic clocks by simple frequency division using counters. As an example of this, suppose we desire a system which will provide basic clock frequencies of 3, 1.5, and 1 MHz. This could be accomplished by using the clock system shown in Fig. 14-5. We begin with a 3-MHz oscillator followed by a Schmitt trigger to provide the 3-MHz clock. The 3-MHz signal is then fed through one flip-flop which divides the signal by 2 to provide the 1.5-MHz clock. The 3 MHz signal is also fed through a divide-by-3 counter, which provides the 1-MHz clock. Systems having multiple clock frequencies can be provided by using this basic method.




Fig. 14-5. Basic clock system,




Fig. 144. Clock system.

Example 14-4

Show a clock system which will provide clock frequencies of 2 MHz, 1 MHz, 500


Solution

The desired system is shown in Fig. 14-6. Beginning with a 2-MHz oscillator and a Schmitt trigger, the 2-MHz clock appears at the output of the Schmitt trigger. The first flip-flop divides the 2 MHz signal by 2 to provide the 1 MHz clock. The secand flip-flop divides the 1-MHz clock by 2 to provide the 500-kHz clock. Dividing the 500-kHz clock by 5 provides the 100-kHz clock.

It is sometimes desirable to have a two-phase clock in a digital system, A (wophase clock simply means we have two clock signals of the same frequency which are 180° out of phase with one another. This can be accomplished with the outputs of a flip-flop. The Q output is one phase of the clock and the $\bar{\mathbb{Q}}$ output is the other phase. These two signals are clearly 180° out of phase with one another, since one is the complement of the other. A system for developing a two-phase clock of 1 MHz is shown in Fig. 14-7. For distinction, the two clocks are sometimes referred to as phase A and phase B. You will recall that one use for a two-phase clock system is to drive the magnetic-core shift register discussed in Chap. 12 (Fig. 12-10). It is interesting to note that the two-phase clock system can be used to overcome the race problem encountered with the basic parallel counter discussed in Chap, 8 (Fig. 8-5). The race problem is solved by driving the odd flip-flops (i.e., flip-flops A, C, E, etc.) with phase A of the clock, and the even flip-flops (i.e., flipflops B, D, F, etc.) with phase B of the clock (see Prob. 14-12).

The race problem as initially discussed in Chap, 8 can occur any time two or more signals at the inputs of a gase are undergoing changes at the same time. The

Fig. 14-7. 1-MHz two-phase clock.






Fig. 14-8. The use of a strobe pulse. (a) Three-input and interrogated by a strobe pulse. (b) Waveforms for the ANO gate.

problem is therefore not unique in counters and can occur anywhere in a digital system. For this reason, a strobe pulse is quite often developed using the basic clock. This strobe pulse is used to interrogate the condition of a gate at a time when the input levels to the gate are not changing. If the gate levels render the gate in a true condition, a pulse appears at the nutput of the gate when the strobe pulse is applied. If the gate is false, no pulse appears. In Fig. 14-8, a strobe pulse is used to interrogate the simple three-input AND gate. The waveforms clearly show that outputs appear only when the three input levels to the gate are true: It is also quite clear that no racing can possibly occur since the strobe pulses are placed exactly midway between the input-level transitions. The strobe signal can be developed in a number of ways. One way is to differentiate the complement of the clock, clock, and use only the positive pulses. A second method would be to differentiate the clock and feed it into an "off" transistor as shown in Fig. 14-9.


14-3 MPG COMPUTER

Introduction to Digital Computers

Up to this point we have covered quite a wide variety of the topics generally encountered in the study of digital systems. Some of the topics have been discussed in

Fig. 14-9. Developing a strobe pulse.

10



great detail, while others have been treated in a more general way. In any case you should now have the necessary background to study any digital system with good comprehension and a minimum of effort. Even so, you may be somewhat unsure about the overail organization of a digital system. In an effort to overcome this feeling and to attempt to the together many of the topics discussed in the previous chapters, we shall at this time consider the implementation of a small special-purpose digital computer.

The special-purpose computer we shall consider will be used to Calculate the miles per gallon of a motor vehicle, thus the name MPG computer. It is a special-purpose computer since this is the only use for which it is intended. A general-purpose computer would be a more complicated machine which might be used for a number of different applications.

The first step in the design of the MPG computer must necessarily be the determination of the system performance requirements. The first requirement might be that the system be canable of operating from a supply voltage of ± 6 or ± 12 V dc since the machine will be operated in a motor vehicle. The second requirement might be that the readout of the computer be in decimal form. Nixie tubes might be good for the readout, but they require an additional power supply of around ± 100 Vio operate the tubes. Digital modules are commercially available which provide decimal readout, and they operate on +6 or +12 V dc. These modules do not require the ± 100 V, and might be a better choice in this case. The final decision will be one of economics. The third requirement is that the computer calculate the miles per gallon used by the vehicle to an accuracy of ±1 mile per gallon. The fourth requirement we shall impose is that the computer perform a calculation at least once every 15's when the vehicle is traveling at a speed greater than 10 mph. in other words, we would like to sample the mileage performance of the vehicle at least once every 15 s (faster sampling rates are acceptable). The fifth requirement is that the computer be capable of operating in vehicles using fuel at rates between 10 and 40 miles per gallon. We can now summarize the five basic requirements of the MPG computer as follows:

- 1. Power-supply voltage is either ± 6 or ± 12 V dc.
- 2. The computer must provide a decimal readout in miles per gallon.
- 3. The computer must provide the readout to an accuracy of ±1 mile per gallon.
- The computer must provide a readout of miles per gallon at least once every 15 s when the vehicle is traveling at a speed greater than 10 mph.
- The computer must be capable of calculating miles per gallon between the limits of 10 and 40 miles per gallon.

It should be noted that the system requirements for the computer under study here are quite simple and somewhat less stringent than in the usual case. The requirements here are intentionally made simple in order to simplify the discussion. Nevertheless the principles are the same regardless of the severity of the system specifications, and the study is therefore instructive.

We assume that we have available two transducers which are to be used as an integral part of the MPG computer. The first transducer is used to measure the vol-




Fig. 14-10. Transducer pulses for the MPG computer when the rate is 10 miles per callon.

ume of fuel flowing into the engine. This flow tranducer provides an electrical pulse each time Visco of a gailon of fuel passes through it. The second transducer is used to measure the distance traveled and is driven by the speedometer cable. This distance transducer provides an electrical pulse each time the vehicle has traveled a distance of Visco of a mile.


Now in order to implement the necessary logic for the computer, let us examine the outputs of the flow and distance transducers. Let us begin by assuming that we have a flow transducer which gives an output pulse each time T gallon is used, and we have a distance transducer which gives an output pulse each time the vehicle has traveled 1 mile. If our vehicle is obtaining a mileage slightly better than 10 miles per gallon, the transducer waveforms appear as shown in Fig. 14-10. Notice that the number of distance pulses appearing between two flow pulses is exactly equal to the miles per gallon we desire. Thus we can calculate the miles per gallon by simply counting the number of distance pulses occurring between two flow pulses. We can check this by noting that, if the vehicle were operating at 20 miles per gallon, there would be 20 distance pulses between two flow pulses. Notice that if the flow transducer supplied 10 pulses per gallon, and at the same time the dislance transducer provided 10 pulses per mile, the basic waveform in Fig. 14-10 would remain unchanged. That is, the number of distance pulses appearing between two flow pulses would still be equal to the number of miles per gallon. From this it should be clear that we can choose any number of pulses per gallon from the flow transducer so long as we choose the same number of pulses per mile from the distance transducer. The transducers we are going to use in the MPG computer provide 1,000 pulses per gallon of flow and 1,000 pulses per mite of distance. Therefore, the number of miles per gallon can be obtained by simply counting the number of distance pulses between consecutive flow pulses.

The reason for using these transducers can be seen by examining the time between flow pulses. Let us first consider the flow transducer having one pulse per gallon and the distance transducer having one pulse per mile. If the vehicle were obtaining a rate of 10 miles per gallon, one flow pulse would occur every 10 miles. If the vehicle were traveling at a speed of 10 mph, the flow pulses would occur at a rate of one per hour. This is clearly not a fast enough sampling rate. On the other rate of one per hour. This is clearly not a fast enough sampling rate of 1,000 pulses hand, with the specified transducers, the flow pulses occur at a rate of 1,000 pulses per gallon and at the rate of 1,000 pulses per hour under the same conditions. Thus the flow pulses occur every 1 hr/1000 = 3.6 s. This sampling time is clearly within the specified rate. The worst case occurs when the vehicle obtains the maximum miles per gallon. At 40 miles per gallon and 10 mph the flow pulses occur every $3.6 \times 4 = 14.4 \text{ s}$. We have therefore met the minimum-sampling-time requirements.

The logic diagram for the MPG computer can now be drawn; it is shown in Fig. 14-11 along with the complete waveforms. The flow pulses are fed into a conditioning amplifier and then into a one-shot to develop the waveform OS_1 and \overline{OS}_2 . The distance pulses are also fed into a conditioning amplifier. Since we desire to count the number of distance pulses occurring between two pulses, we use the distance pulses as one input to the count AND gate. If \overline{OS}_1 is used as the other input to this AND gate, it is enabled between flow pulses, and the distance pulses appear at its output. We use the pulses appearing at the output of the count AND gate to drive a counter. Since we desire to display the miles per gation between the limits

Fig. 14-11. Complete MPC computer.

y7



of 10 and 40, we use a five-flip-flop shift counter for the units digits, and a three-flip-flop shift counter for the tens digits of miles per gallon.

One conversion time is the time between two flow pulses, and we want to shift the accumulated count into the display flip-flops at the end of each conversion cycle. Notice first of all that, when \overline{OS}_{i} is low, the count AND gate is disabled and therefore the units and tens counters cannot change states. It is during this time that we must shift the contents of these counters into the disulay flits-floos. We use the leading edge of O5, to trigger the shift one-shot and develop the shift waveform OS₀. The falling edge of OS₀ is applied to the shift gates, and at this time the count stored in the units and tens counters is shifted into the display flip-flops. The falling edge of OS, is then used to reset all flip-flops in the units and iens counters. The contents of the display flip-flops are then decoded and used to illuminate the indigator lights, in this system, the distance pulses can be considered to be the basic system clock. The flow pulses form a variable control gate by means of the control one-shot which determines the period of time that the count and gate is enabled and therefore the number of distance oulses counted. The output of the shift oneshot OS, can be considered as a strobe pulse which shifts data from the counters into the display flip-floos in such a way that racing is avoided. The system clearly has an accuracy of \pm one count, which corresponds to ± 1 mile per gallon.

14-4 GENERAL-PURPOSE COMPUTER

The MPG computer discussed in the previous section is considered a special-purpose computer since it is designed and constructed to perform a single function; to alter it so that it could perform another function would require a major change in design. On the other hand, a general-purpose computer is designed so that it can perform a number of fundamental operations—addition, subtraction, multiplication, division, comparison, etc. The computer can then be used in any number of different applications by simply instructing it to perform the appropriate operations in an orderly fashion. The functions to be performed, listed in the order in which they are to be accomplished, is known as a program (instruction sut). This list of instructions, or program, is normally stored in the computer mensury; when the computer is started, it simply performs these instructions in the order stored. Herein lies the difference between an electronic calculator and a general-purpose digital computer - the calculator performs a function (add, subtract, etc.) each time an operator depresses a button, but the stored-program computer performs the comolete list of stored instructions without human intervention. Furthermore, the computer is capable of completing the instruction set in a very short period of time (addition in perhaps a few microseconds), and the operation is virtually error free.

The simplified block diagram in Fig. 14-12 shows the basic units to be found in any general-purpose computer system. The input/output block represents the interface between man and machine. It could simply be a teletype Unit, where input information is typed in on the keyboard and output information is printed on paper. It could also represent any of the other input/output media previously discussed, such as punched paper tape, punched unit-record cards, and magnetic tape. In any case,




Fig. 14-12. Basic computer unit block diagram.

input data are taken into the system and stored in the memory according to the appropriate signals as generated by the control block. Similarly, the control unit generates the appropriate signals to read data from the memory and move it to the output block.


The arithmetic unit consists of the registers, counters, and logic required for the basic operations, including addition, subtraction, complementation, shifting right or left, comparison, etc. Since the manipulation of data is accomplished in this unit, it is sometimes referred to as the central processing unit (CPU). The topics previously covered (number systems, digital arithmetic, etc.) provide an insight into the logic circuits and configurations required in a CPU. Again, the control unit provides the necessary signals to move data from the memory unit to the arithmetic unit, perform the desired data manipulation, and move the resulting data back into memory.


The memory block represents the area used to store the two types of information present in the computer; namely, the list of instructions (program) and the data to be operated on as well as the resulting output data. The memory itself could be constructed using any of the devices previously discussed—magnetic cores, magnetic drums or disks, semiconductor memory units, magnetic tapes, and so on. Reading data from or writing data into the memory is again under the guidance of the control unit.

The control unit generally contains the counters, registers, and logic necessary to develop the control signals required for moving data into and out of the memory, and for performing the necessary data manipulations in the arithmetic unit. The system clock is a part of the control unit, and it is usually the starting point for generating the proper control signals as discussed in the first part of this chapter.

It is interesting to consider an actual general-purpose digital computer in light of the above discussion. For this purpose, a block diagram of the Digital Equipment Corp. PDP-8/E is shown in Fig. 14-13.* Note how the system diagram can be broken into the four basic blocks previously discussed—input/output, arithmetic, memory, and control. A table-model PDP-8/E is shown in Fig. 14-14, and the following excerpt gives a general description of the system.*


The POP-8/E is specially designed as a general perpose computer. It is fast, compact, inexpensive, and easy to interface. The PDP-8/E is designed to meet





^{1 &}quot;Small Conjugater Handhook," chap. 1, Digital Equipment Corporation, Maynard, Mass., 1971.

[•] Ibid.



ig. 14-14. POP-8/É programmed data processor.

the needs of the average user and is capable of modular expansion to accompodate most individual requirements for a user's specific applications.

The PDP-8/E basic processor is a single-address, fixed word length, parallel-transfer computer using 12-bit. 2's complement arithmetic. The cycle time of the 4096-word fundam address magnetic core memory is 1.2 microseconds for fetch and defer cycles without autoindex; and 1.4 microseconds for all other cycles. Standard features include indiret addressing and facilities for instruction skip and program interrupt as a function of the input/output device condition.

Five 12-bit registers are used to control computer operations, address memory, operate on data and store data. A Programmer's console provides switches to allow addressing and loading memory and indicators to observe the results. The PDP-8/E may also be programmed using the console Teletype with a reader/punch facility. Thus, programs can be loaded into memory using the switches on the Programmer's console, the Teletype keyboard, or the paper tape reader. Processor operation includes addressing memory, storing data, retrieving data, receiving and transmitting data and mathematical computations.

The 1.2/1.4 microsecond cycle time of the machine provides a computation rate of 385,000 additions per second. Each addition requires 2.6 microseconds (with one number in the accumulator) and subtraction requires 5.0 microseconds (with the subtrahend in the accumulator). Multiplication is performed in 256.5 microseconds or less by a subroutine that operates on two signed 12-bit numbers to produce a 24-bit product, leaving the 12 most significant bits in the accumulator. Division of two signed 12-bit numbers is performed in 342.4 microseconds or less by a subroutine that produces a 12-bit quotient in the accumulator and a 12-bit remainder in core memory, Similar signed multiplication and division operations are performed in approximately 40 microseconds, utilizing the optional Extended Anthmetic Element.

The flexible, high-capacity input/output capabilities of the computer allow it to operate a large variety of peripheral machines. Besides the standard keyboard and paper-tape punch and reader equipment, these computers are capable of operating in conjunction with a number of optional devices (such as high-speed perforated-tape punch and reader equipment, card reader equipment, line printers, analog-to-digital converters, cathode ray tube (CRT) displays, magnetic tape equipment, a 32,764-word random-access disk file, a 262,112-word random-access disk file, etc.).

14-5 COMPUTER ORGANIZATION AND CONTROL

In this short chapter devoted to digital computers, we cannot possibly give an exhaustive treatment of all machines; however, we can discuss in general terms those aspects of computer organization and operation which are common to many different types of digital computers.

The information stored in the computer memory is of two types—either data words (numeric information) or instruction words. In Sec. 13-1, we considered in some detail the various formats available for storing numbers, including both fixed-point and floating-point numbers. We must now consider an appropriate format for a computer instruction word.

In general, a computer instruction word will have two distinct sections, as shown in Fig. 14-15. In this case the word length is 12 bits; however, the number of bits in a word varies from machine to machine (e.g., 36 in the IBM 7090/7094, 32 in the IBM 350, 36 in the GE 635, and 12 in the PDP-8/E). The first section (the three bits on the left in this case) are used for the operation code top-code) of the instruction to be performed. The op-codes are defined by the computer designer when the machine is initially designed. For example, the op-code for addition might be defined as $001_{\rm B}$. In this case, there are only three bits reserved for op-codes, and a computer using this format would therefore be limited to $2^{\rm a} = 8$ op-codes.

The remaining bits in the instruction word shown in Fig. 14-15 are used to specify the address in memory to which the instruction applies. In this case, the nine bits can be used to specify any one of $2^{\circ} = 512$ locations in memory. As an example, the instruction word 001 000001100 means add 001) the contents of the




Fig. 14-15. Instruction word format.


memory located at address T2_{in} (000001300) to the contents of the accumulator register in the arithmetic unit.

Frequently the memory is broken up into sections called "pages" in order to provide for more efficient addressing. For example, the PDP-8/E has a basic memory of 4,096 twelve-bit words. The memory is broken up into 32 pages of 128 words on each page. Thus any word on a page can be addressed by means of only seven bits (2" = 128). The instruction word for the PDP-8/E is then arranged as shown in Fig. 14-16. If the address mode bit (bit 3) is 0, the op-code simply refers to one of the 128 page addresses given by the last seven bits in the word. However, if the address mode bit is 1, indirect addressing is indicated. This means the control unit will go either to page 0 or remain on the current page (depending on whether bit 4 is 1 or 0), take the contents of the given address, and treat it as another address. The first five bits of this new address specify which of the 32 pages (2" = 32), and the remaining seven bits give the address on that page (2" = 128) containing the data to which the op-code applies."

in this way, the instruction word format need only have seven bits devoted to an adviress, and only an occasional 12-bit address word is needed to reference data on any one of the other 31 available pages. Clearly this word format is more efficient than simply carrying 12 ($2^{12} = 4.096$) bits for address locations in memory.

As an example of indirect addressing, suppose the data being operated on are stured on page 15 of the memory—in order to get to another page, one must use indirect addressing. The instruction word 001 10 0001110 means add (001) the contents of the data located in address 14_H (0001110) on page 0 to the contents of the accumulator register in the arithmetic unit. Note that the 1 in the fourth bit position specifies indirect addressing, and the 0 in the fifth bit position refers to page 0. Now, if the contents of memory location 14_H on page 0 is 00101 0001111, the data to be added to the accumulator will be found on page 5_H (00101) in location 15_H (0001111).

Fig. 14-16. PDP-8/E instruction word formal,






Fig. 14-17. Basic computer operating cycles. (a) Fetch, (b) Execute.

The instructions to be executed by the computer are normally stored in the memory in the order in which they are to be performed. To begin an operation, the address in the memory of the first instruction to be executed is entered into the machine by an operator. The control unit then letches this instruction from memory, executes the proper operation, and proceeds to the next instruction stored in the memory. This basic two-cycle process continues until all the instructions have been completed and the machine stops. Thus the operation of a computer can be explained in terms of two fundamental cycles—letch and execute. Let's examine these two cycles and determine the tasks to be accomplished by the control unit during each cycle.

The computer units involved during a fetch cycle are shown in Fig. 14-17a. During a fetch cycle, the following operations are performed:

- The address in memory of the first instruction to be executed is placed in the instruction counter. This address is read into the memory address register (MAR) and a read/write cycle is initiated in the memory.
- The instruction stored at the given address in memory is read into the memory buffer register (MBR).
- The op-code portion of the instruction in the MBR is then stored in the op-code register, and the address portion is placed in the MAR (in place of the previous address) in preparation for the following execute cycle.

4. The instruction counter is increased by one in order to be ready for the next fetch cycle.

•

The computer units active during an execute cycle are shown in Fig. 14-17b, and the following operations are performed:

- The address in memory containing data to be read out, or where data is to be stored, is contained in the MAR as a result of the previous letch cycle. Similarly, the op-code is contained in the op-code register.
- The contents of the op-code register are decoded and the control unit provides the necessary control signals to perform the operation called for - e.g., read data from an input TTY, into the MBR and store it at the address in memory according to the Contents of the MAR; or, read data from the address in memory as given by the MAR, and move it to the arithmetic unit via the MBR; or, read data from the memory via the MBR and print the data on a TTY; or, read data from the arithmetic unit via the MBR and store it in the memory at the address specified by the MAR.
- At the completion of the execute cycle, return to the next fetch cycle.

The letch/execute method of operation is quite common to most general-purpose digital computers, even though the two states might be referred to by different names. When an operation is begun, the control unit first places the computer in the fetch mode, and thereafter alternates execute and fetch modes until the desired operation is complete. A series of clock pulses (perhaps four or five, or even tent during each fetch cycle is used to time the various operations. A similar sequence of clock pulses is utilized during the execute cycle.

COMPUTER INSTRUCTIONS

Every general-purpose computer must have an instruction set. There may be only a few (10 or so) for a small computer, while a large computer may have hundreds of instructions. The set of instructions used with any particular computer is of course devised during the initial design phases, and anyone who uses that computer must become intimately familiar with its instruction set, incidently, an individual who specializes in efficiently arranging computer instructions for the purpose of solving problems is known as a computer programmer.

Inside the computer, every instruction must be represented as a group of binary numbers (e.g., 001 for addition), but to ease the burden of the programmer, the opcodes are frequently assigned mnemonic titles. For example, the op-code for addition might be 001, but we could code it as ADD. The programmer could then use ADD in arranging his list of instructions, and when the alphanumeric input ADD appeared at the computer input, it would simply be encoded as the instruction 001.

in general, there are four different types of instructions - arithmetic, data manipulation, transfer, and input/output. Let's list a ficticious set of instructions and then see how they might be arranged as a program to solve a problem. Even though this instruction set is ficticious, it is quite similar to those found in actual computer systems. Each instruction is given in mnemonic form, with its binary code in parenthesis, and a descri-of the operation it requires.

HLT (0000) Halts computer operation. Operator may restart by depressing the

ADDX (0003) The content of memory location X is added to the content of the accumulator register in the anthmetic unit.

SUBX (0010) The content of memory location X is subtracted from the content of the accumulator register in the arithmetic unit.

MPYX (6011) The content of memory location X is multiplied by the content of the MQ register in the arithmetic unit, and the product is stored in the MQ regis-

DIVX (0100) The content of memory location X is divided into the content of the MQ register, and the quotient is stored in the MQ register.

DCAX (0701) The content of the accumulator is stored in memory location X, and the accumulator is cleared to all zeros.

DCQX (0110) The content of the MQ register is stored in memory location X, and the MQ register is cleared to all zeros.

IMPX (0117) The next instruction is taken from memory location X.

LOQX (1000) The content of memory location X is entered into the MQ regis-

REDX (1001). One word of data is read at the input device and stored in

PRTX (1010). One word of data is read from memory at address X and printed on the output device.

This list of instructions is of course not complete enough to allow every possible operation, but it allows us to illustrate basic machine-language programming. Notice that there are four bits in each op-code; this is necessary since we want to include more than eight but fewer than 16 instructions. Further, suppose these instructions are used in a small general-purpose computer having only 128 memory

Table 14-1

Operation	Instruction	Memory location	Instruction 85 stored in memory
Read R and store at memory address 50. Read A and store at memory address 51. Read Y and store at memory address 52. Clear MQ register Clear accumulator Put A in MQ Multiply A by Y Store AY in S3 Put R in accumulator Add AY to R in accumulator Store Z in 54 Print out Z Halt	RCD 50 RED 51 RED 52 OCQ 127 DCA 127 LDQ 51 MPY 52 DCQ 53 ADD 50 AOD 53 OCA 54 PRT 54 HLT	0 1 2 3 4 5 6 7 8 9 10	1001 0110010 1001 0110011 1001 0110100 0110 1111111 1000 011011 0011 0110100 0010 0110101 0001 0110101 0001 0110101 0001 0110101 0001 0110101

focations so that an instruction word is composed of 11_m bits – four bits of op-code and seven bits for memory address.

Now, let's utilize the instructions for our fictitious computer to solve the problem Z = R + AY. The program will read the values of R, A, and Y, perform the necessary calculations, and print out the value of Z. The complete program, as written in machine language (mnemonic code) and as stored in memory, would appear as in Table 14-1.

To initiate the program, the operator sets the instruction counter at 0 and depresses the start button. The computer initiates a fetch cycle and obtains the first instruction (REO S0) from memory address 0. This is followed by an execute cycle. The next fetch cycle obtains the instruction in memory address 1, and so on. The program ends after the computed value for Z is printed out and the HLT instruction is obtained in memory address 12.6.

STUDY AIDS

Summerary

There are basically two types of digital computers—special purpose and general purpose. Special-purpose computers are designed for a single purpose only, while general-purpose machines can be used in any number of different applications. A general-purpose machine is designed with a basic set of instructions, and a programmer can use such a computer to solve specific problems. The computer solves problems by executing a set of instructions which have been ordered and placed in the computer memory by a programmer. Most computers operate in a basic two-cycle fetch/execute mode, and the appropriate control signals are generated in the control unit in synchronism with the system clock.

Glossary

asynchronous system. A system in which logic operations and level changes occur at random times.

clock cycle time. One clock period; the reciprocal of clock frequency.

computer program. A list of specific instructions which a computer executes to solve a given problem.

fetch/execute. The two alternating modes of operation in a general-purpose computer,

general-purpose computer. A computer designed to accomplish a number of tasks. For example, all the arithmetic operations as well as decision making (i.e., equal to, greater than, less than, go, no go).

instruction word. A computer word having two sections, the op-code section and the address section.

mnemonic Intended to assist the memory.

op-code-Operation code. The code which defines a specific computer operation, oscillator stability of the frequency of oscillation; usually expressed in parts per thousand or parts per million for a period of time.

secondary clock. A clock of frequency lower than the basic system clock which is derived from the basic system clock.

special-purpose computer. A computer designed to accomplish only one task, for example, the MPG computer in this chapter.

strobe pulse. A pulse developed to interrogate gates or to shift data at a time such that racing is avoided.

synchronous system. A system in which logic operations and level changes occur in synchronism with a system clock.

two-phase clock. The use of two clock waveforms of the same frequency which are 180° out of phase with one another, for example, the 1 and 0 outputs of a flip-floo.

Review Questions -

- 1. Explain why a clock must be perfectly periodic.
- 2. How can the clock cycle time be found from the clock frequency?
- 3. Why must flip-flops have a delay time less than one clock cycle time?
- 4. What factors affect the oscillating frequency of the multivibrator in Fig. 14-2?
- What is the purpose of the Schmitt trigger in Fig. 14-4?
- Explain one method for obtaining a two-phase clock.
- 7. What is the main purpose for developing a strobe pulse?
- Why is it advantageous to develop the strobe pulse in Fig. 14-9 by turning the transistor on rather than off!
- 9. Explain the difference between special- and general-purpose computers.
- 10. What is a computer program?
- 11. Explain what is meant by fetch and execute in terms of computer operation.

Problems

- 14-1. Beginning with a symmetrical square wave, show a method for developing a clock consisting of a series of positive pulses. A series of negative pulses.
- 14-2. What is the clock cycle time for a system using a 1-MHz clock? A 250-kHz clock?
- 14-3. What is the maximum delay time for a flip-flop if it is to be used in a system having an 8-MHz clock?
- 14-4. At what frequency will the multivibrator in Fig. 14-2a oscillate if R = 100 kΩ, C = 100 pF, $V_a = 20$ v dc, and $V_a = 10$ v dc?
- 14-5. What will be the frequency of the multivibrator in Prob. 14-1 if V_p is changed to 20 V dcf

- 14-7. What is the oscillating frequency of the Wien-bridge oscillator in Fig. 14-26. is R → 47 Mt. arki C = 100 pF!
- 14-0. If the crystal regulator in Fig. 14-3 has a stability of ±3 parts in 10° per day. what are the maximum and minimum frequencies of the oscillator?
- 14-9. Show the logic nucessary to develop clock frequencies of 5 MHz, 2.5 MHz. i Miliz, and 200 kHz.
- 14-10. The S-MHz o-cillator in Prob. 14-9 has a stability of ±1 part in 10° per day. What will be the maximum and minimum frequency of the 1-MHz clock?
- 14-11. What would be the maximum and minimum frequency of the 200-kHz clock in Prob. 14-107
- 14-12. Draw the stavelorms for a parallel binary counter being driven by a twophase clock. Show that this will result in a solution to the race problem, Remember that each flip-flop has a finite delay time.
- 14-13. How could the MPG computer be modified to give a solution to the nearest 1/10 mile per gallonit.
- 14-14. Draw a block diagram showing the four major blocks in a general-purpose computer system.
- 14-15. How many op-code bits would be required in a machine having 35 inslauctions?
- 14-16. How many address bits would be required to handle 1,000 words of memory).
- 14-17. How many page address bits would be required to form a 16-page memory having 64 words per page?
- 14-18. Write a machine-language program to solve the problem Z = 3R/(A + B).

Appendix A

4

States and Resolution for Binary Numbers

Word length in bits	Max number of combinations 2"	Resolution of a ! binary ladder ppm
1	2	500 000.
1	•	250 000.
3		(25,000).
1 4	16	62 500.
5	32	31 250.
1 6	-64	15 625.
, ,	129	7 812.5
ا ا	258	3 906.25
, ,	512	1 953,13
10	1 024	976.56
11	2 048	488.26
12	4 096	244,14
13	6,192	122,07
14	16 384	61.04
15	32.76	30,52
16	65 536	15.26
17	131 072	7.63
18	262 144	3.81
19	524 288	1.91
20	1 046 576	0.95
21	2 097 152	0.45
22	4 194 304	0.24
23	a 346 608	0.12
24	16 777 216	0.06




INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO II: ARQUITECTURA DE PDP-11

DR. ADOLFO GUZMAN A. JULIO-79

	,		



P D P - 11 04/34/45/55 PROCESSOR HANDBOOK

CHAPTER 2

SYSTEM ARCHITECTURE

2.1 UNIBUS

Most computer system components and peripherals connect to and communicate with each other on a single high-speed bus known as the UNIBUS— 8 key to the PDP-11's many strengths. Addresses, data, and control information are sent along the 56 lines of the bus.




Figure 2-1 PDP-11 System Simplified Block Diagram

The form of communication is the same for every device on the UNIBUS. The processor uses the same set of signals to communicate with memory as with peripheral devices. Peripheral devices also use this set of signals when communicating with the processor, memory or other peripheral devices. Each device, including memory locations, processor registers, and peripheral device registers, is assigned an address on the UNIBUS. Thus, peripheral device registers may be manipulated as flexibly as core memory by the central processor. All the instructions that can be applied to data in core memory can be applied equally well to data in peripheral device registers. This is an especially powerful feature, considering the special capability of PDP-11 instructions to process data in any memory location as though it were an accumulator.

2.1.1 Bidirectional Lines

With bidirectional and asynchronous communications on the UNIBUS, devices can send, receive, and exchange data independently without processor intervention. For example, a cathode ray tube (CRT) display can refresh itself from a disk file while the central processor unit (CPU) attends to other tasks. Because it is asynchronous, the UNIBUS is compatible with devices operating over a wide range of speeds.

2.1.2 Mester-Slave Relation

Communication between two devices on the bus is in the form of a master-slave relationship. At any point in time, there is one device that has control of the bus. This controlling device is termed the "bus master." The mester device controls the bus when communicating with another device on the bus, termed the "slave." A typical example of this relationship is the processor, as master, fetching an instruction from memory (which is always a slave). Another example is the disk, as

master, transferring data to memory, as slave. Master-slave relationships are dynamic. The processor, for example, may pass bus control to a disk. The disk, as master, could then communicate with a slave memory bank.

Since the UNIBUS is used by the processor and all I/O devices, there is a priority structure to determine which device gets control of the bus. Every device on the UNIBUS which is capable of becoming bus master is assigned a priority. When two devices, which are capable of becoming a bus master, request use of the bus simultaneously, the device with the higher priority will receive control.

2.1.3 Interlocked Communication

Communication on the UNIBUS is interlocked so that for each control signal issued by the master device, there must be a response from the stave in order to complete the transfer. Therefore, communication is independent of the physical bus length (as far as timing is concerned) and the timing of each transfer is dependent only upon the response time of the master and slave devices. The asynchronous operation precludes the need for synchronizing with, and waiting for, clock impulses. Thus, each system is allowed to operate at its maximum possible speed.

Input/output devices transferring directly to or from memory are given highest priority and may request bus mastership and steal bus and memory cycles during instruction operations. The processor resumes operation immediately after the memory transfer, Multiple devices can operate simultaneously at maximum direct memory access (DMA) rates by "stealing" bus cycles.

Full 16-bit words or 8-bit bytes of information can be transferred on the bus between a master and a slave. The information can be instructions, addresses, or data. This type of operation occurs when the processor, as master, is fetching instructions, operands, and data from memory, and storing the results into memory after execution of instructions. Direct data transfers occur between a peripheral device control and memory.

2.2 CENTRAL PROCESSOR

The central processor, connected to the UNIBUS as a subsystem, controls the time allocation of the UNIBUS for peripherals and performs arithmetic and logic operations and instruction decoding. It contains multiple high-speed general-purpose registers which can be used as accumulators, address pointers, index registers, and other specialized functions. The processor can perform data transfers directly between I/O devices and memory without disturbing the processor registers; does both single- and double-operand addressing and handles both 16-bit word and 8-bit byte data.

2.2.1 General Registers

The central processor contains 8 general registers which can be used for a variety of purposes. (The POP-)1/55, 11/45 contains 16 general

registers.) The registers can be used as accumulators, index registers, autoincrement registers, autoincrement registers, or as stack pointers for temporary storage of data. Chapter 3 on Addressing describes these uses of the general registers in more detail. Arithmetic operations can be from one general register to another, from one memory or device register to another, or between memory or a device register and a general register. Refer to Figure 2-2.

•			
GENERAL ME	901 -	<u> </u>	
	₽1	}	
	41]	** .
	=3] .	•
,	44	- 1 .	
	45]	, i
	■ 4	G-71 ·	•
الجاوفة وأند	SACE KINNER	_	• •
	12](PC)	100
- "	PROGRAM COUNTRY		

Fgure 2-2 The General Registers

R7 is used as the machine's program counter (PC) and contains the address of the next instruction to be, executed. It is a general register normally used only for addressing purposes and not as an accumulator for anthmetic operations.

The R6 register is normally used as the Stack Pointer indicating the lest unitry in the appropriate stack (a common temporary storage area with "Last-in First-Out" characteristics).

2.2.2 Instruction Set

The instruction complement uses the flexibility of the general purpose registers to provide over 400 powerful hard-wired instructions—the most comprehensive and powerful instruction repertoire of any computer in the 16-bit class. Unlike conventional 16-bit computers, which usually have three classes of instructions (memory reference instructions, operate or AC control instructions and I/O instructions) all operations in the PDP-11 are accomplished with one set of instructions. Since peripheral device registers can be manipulated as flexibly as core memory by the central processor. Instructions that are used to manipulate data in core memory may be used equally well for data in peripheral device registers. For example, data in an external device register can be tested or modified directly by the CPU, without bringing it into memory or disturbing the general registers. One can edd data directly to a peripheral device reglater, or compare logically or arithmetically. Thus all PDP-11 instructions can be used to create a new dimension in the treatment of computer I/O and the need for a special class of I/O instructions is eliminated.

The besic order code of the PDP-11 uses both single and double operand address instructions for words or bytes. The PDP-11 therefore performs


very efficiently in one step, such operations as adding or subtracting two operands, or moving an operand from one location to another,

	PDP-11 Approach	
ADD A.B	(add contents of location A to loca- tion B, store results at location B	
-	Conventional Approach	
LDA A	;load contents of memory location A into AC	
AOD B	;add contents of memory location B to AC	
STA B	store result at location B	

Addressing

Much of the power of the PDP-11 is derived from its wide range of addressing capabilities. PDP-11 addressing modes include sequential addressing forwards or backwards, addressing indexing, indirect addressing. 16-bit word addressing. 8-bit byte addressing, and stack addressing. Variable length instruction formating allows a minimum number of bits to be used for each addressing mode. This results in efficient use of program storage space.

2.2.3 Processor Status Word



MODE) USED ONLY ON POP-11/58, & 11/45 WITH

Figure 2-3 Processor Status Word

The Processor Status word (PS), at location 777776, contains information on the current status of the PDP-11. This information includes the current processor priority; current and previous operational modes; the condition codes describing the results of the last instruction; and an indicator for detecting the execution of an instruction to be trapped during program debugging.

Processor Priority

The Central Processor operates at any one of eight levels of priority, 0-7. When the CPU is operating at level 7 on external device cannot interrupt it with a request for service. The Central Processor must be operating at a lower priority than the external device's request in order for the interruption to take effect. The current priority is maintained in the

processor status word (bits 5-7). The 8 processor levels provide an effective interrupt mask.

Condition Codes

The condition codes contain information on the result of the last CPU operation.

The bits are set as follows:

Z = 1, if the result was zero

N = 1, if the result was negative

C = 1, if the operation resulted in a carry from the MSB

V = 1, if the operation resulted in an arithmetic overflow

Trap

The trap bit (T) can be set or cleared under program control. When set, a processor trap will occur through location 14 on completion of instruction execution and a new Processor Status Word will be loaded. This bit is especially useful for debugging programs as it provides an efficient method of instelling breakpoints.

2.2.4 Stacks

in the POP-11, a stack is a temporary data storage area which allows a program to make efficient use of frequently accessed data. A program can add or delete words or bytes within the stack. The stack uses the "last-in, first-out" concept; that is, verious items may be added to a stack in sequential order and retrieved or deleted from the stack in reverse order, On the PDP-11, a stack starts at the highest tocation reserved for it and expends linearly downward to the lowest address as items are added. The stack is used automatically by program interrupts, subroutine calls, and trap instructions. When the processor is interrupted, the central processor status word and the program counter are saved (pushed) onto the stack area, while the processor services the interrupting device. A new status word is then automatically acquired from an area in core memory which is reserved for interrupt instructions (vector area). A return from the interrupt instruction restores the original processor status and returns to the Interrupted program without software intervention.

2.3 MEMORY

Memory Organization

A memory can be viewed as a series of locations, with a number (address) assigned to each location. Thus an 8,192-word PDP-11 memory could be shown as in Figure 2-4.




Figure 2-4 Memory Addresses

Because PDP-11 memories are designed to accommodate both 15-bit-words and 8-bit bytes, the total number of addresses does not correspond to the number of words. An BK-word memory can contain 16K bytes and consist of 037777 octal locations. Words always start at even-numbered locations.

A PDP-11 word is divided into a high byte and a low byte as shown in Figure 2-5.




Figure 2-5 High & Low Byte

Low bytes are stored at even-numbered memory locations and high trytes at odd-numbered memory locations. Thus it is convenient to view the PDP-13 memory as shown in Figure 2-6.




Figure 2-6 Word and Byte Addresses

Certain memory locations have been reserved by the system for interrupt and trap handling, processor stacks, general registers, and peripheral device registers. Addresses from 0 to 370, are always reserved and those to 777, are reserved on large system configurations for traps and interrupt handling.

A 16-bit word used for byte addressing can address a maximum of 32K words. However, the top 4,096 word locations are reserved for peripheral and register addresses and the user therefore has 28K of core to program. With the PDP-11/55 and 11/45, the user can expand above 28K with the Mamory Management. This device provides an 18-bit effective memory address which permits addressing up to 124K words of actual memory.

If the Memory Management option is not used, an octal address between 150 000 and 177 777 is interpreted as 760 000 to 777 777. That is, if bit 15, 14 and 13 are 1's, then bits 17 and 16 (the extended address bits) are considered to be 1's, which relocates the last 4K words (8K bytes) to become the highest locations accessed by the UNIBUS.

2.4 AUTOMATIC PRIORITY INTERRUPTS

The multi-level automatic priority interrupt system permits the processor to respond automatically to conditions outside the system. Any number of separate devices can be attached to each level.




Figure 2-7 UNIBUS Priority

Each perspheral device in the PDP-11 system has a pointer to its own pair of memory words (one points to the devices's service routine, and the other contains the new processor status information). This unique identification eliminates the need for polling of devices to identify an interrupt, since the interrupt service hardware selects and begins executing the appropriate service routine after having automatically saved the status of the interrupted program segment.

The devices' interrupt priority and service routine priority are independent. This allows adjustment of system behavior in response to real-time conditions, by dynamically changing the priority level of the service routing.

The interrupt system allows the processor to continually compare its own programmable priority with the priority of any interrupting devices and to acknowledge the device with the highest level above the processor's priority level. The servicing of an interrupt for a device can be interrupted in order to service an interrupt of a higher priority. Service to the lower priority device is resumed automatically upon completion of the higher level servicing. Such a process, called nested interrupt servicing, can be carried out to any level without requiring the software to save and restore processor status at each level.

When a device (other than the central processor) is capable of becoming but master and requests use of the bus, it is generally for one of two purposes:

 To make a non-processor transfer of data directly to or from memory. To interrupt a program execution and force the processor to go to a specific address where an interrupt service routine is located.

CIT.

Direct Memory Access

All PDP-11's provide for direct access to memory, Any number of DMA devices may be attached to the UNIBUS, Maximum priority is given to DMA devices, thus allowing memory data storage or retrieval at memory cycle speeds. Response time is minimized by the organization and logic of the UNIBUS, which samples requests and priorities in perallel with data transfers.

Direct memory or direct data transfers can be accomplished between any two peripherals without processor supervision. These non-processor request transfers, called NPR level data transfers, are usually made for Direct Memory Access (memory toltrom mass storage) or direct device transfers (disk refreshing a CRT display).

Bus Requests

Bus requests from external devices can be made on one of five request lines. Highest priority is assigned to non-processor request (NPR). These are direct memory access type transfers, and are honored by the processor between bus cycles of an instruction execution.

The processor's priority can be set under program control to one of eight levels using bits 7, 6, and 5 in the processor status register. These bits set a priority level that inhibits granting of bus requests on lower levels or on the same level. When the processor's priority is set to a level, for example PS6, all bus requests on BR6 and below are ignored.

When more than one device is connected to the same bus request (BR) line, a device nearer the central processor has a higher priority than a device farther away. Any number of devices can be connected to a given BR or NPR line,

Thus the priority system is two-dimensional and provides each device with a unique priority. Each device may be dynamically, selectively enabled or disabled under program control.

Once a device other than the processor has control of the bus, it may do one of two types of operations: data transfers or interrupt operations.

NPR Data Transfers

NPR data transfers can be made between any two peripheral devices without the supervision of the processor. Normally, NPR transfers are between a mass storage device, such as a disk, and core memory. The structure of the bus also permits device-to-device transfers, allowing customer-designed peripheral controllers to access other devices, such as disks, directly.

An NPR device has very fast access to the bus and can transfer at high data rates once it has control. The processor state is not affected by the transfer, therefore the processor can relinquish control white an instruction is in progress. This can occur at the end of any bus cycles

except in between a read-modify-write sequence. An NPR device in control of the bus may transfer 16-bit words from memory at memory speed.

BR Transfers

Devices that gain bus control with one of the Bus Request lines (BR 7-BR4) can take full advantage of the Central Processor by requesting an interrupt. In this way, the entire instruction set is evaluable for manipulating data and status registers.

When a service routine is to be run, the current task being performed by the central processor is interrupted, and the device service routine is initiated. Once the request has been satisfied, the Processor returns to its former task.

Interrupt Procedure

Interrupt handling is automatic in the PDP-11. No device polling is required to determine which service routine to execute. The operations required to service an interrupt are as follows:

- 1. Processor relinquishes control of the bus, priorities permitting.
- 2. When a master gains control, it sends the processor an interrupt command and an unique memory address which contains the address of the device's service routine, called the interrupt vector address. Immediately following this pointer address is a word (located at vector address +2) which is to be used as a new Processor Status Word.
- The processor stores the current Processor Status (PS) and the current Program Counter (PC) Into CPU temporary registers.
- The new PC and PS (interrupt vector) are taken from the specified address. The old PS and PC are then pushed onto the current stack. The service routine is then initiated.
- The device service routine can cause the processor to resume the interrupted process by executing the Return from Interrupt instruction, described in Chapter 4, which pops the two top words from the current processor stack and uses them to load the PC and PS registers.

A device routine can be interrupted by a higher priority bus request any time after the new PC and PS have been loaded. If such an interrupt occurs, the PC and PS of the service routine are automatically stored in the temporary registers and then pushed onto the new current stack, and the new device routine is initiated.

Interrupt Servicing

Every hardware device capable of interrupting the processor has a unique set of locations (2 words) reserved for its interrupt vector. The first word contains the location of the device's service routine, and the second, the Processor.Status Word that is to be used by the service routine. Through

proper use of the PS, the programmer can switch the operational mode of the processor, and modify the Processor's Priority level to mask out lower level interrupts.

Reentrant Code

Both the interrupt handling hardware and the subroutine call hardware facilitate writing reentrant code for the PDP-11. This type of code allows a single copy of a given subroutine or program to be shared by more than one process or task. This reduces the amount of core needed for multi-task applications such as the concurrent servicing of many peripheral devices.

Power Fail and Restart

Whenever AC power drops below 95 volts for 110v power (190 volts for 220v) or outside a limit of 47 to 63 Hz, as measured by DC power, the power fall sequence is initiated. The Central Processor automatically traps to location 24 and the power fall program has 2 msec, to save all volatile information (data in registers), and to condition peripherals for power fall.

When power is restored the processor traps to location 24 and executes the power up routine to restore the machine to its state prior to power failure.

0:

P D P - 11 04/34/45/55 PROCESSOR HANDBOOK

CHAPTER 8

PDP-11/34 MEMORY MANAGEMENT

B.1 GENERAL

8.1.1 Memory Management

This chapter describes the Memory Management unit of the 11/34 Central Processor. The PDP-11/34 provides the hardware facilities necessary for complete memory management and protection, it is designed to be a memory management facility for systems where the memory size is greater than 28K words and for multi-user, multi-programming systems where protection and relocation facilities are necessary.

8.1.2 Programming

The Memory Management hardware has been optimized towards a multiprogramming environment and the processor can operate in two modes, Kernel and User. When in Kernel mode, the program has complete control and can execute all instructions. Monitors and supervisory programs would be executed in this mode.

When in User Mode, the program is prevented from executing certain instructions that could:

- a) cause the modification of the Kernel program.
- b) halt the computer. .
- c) use memory space assigned to the Kernel or other users.

In a multi-programming environment several user programs would be resident in memory at any given time. The task of the supervisory program would be; control the execution of the various user programs, manage the allocation of memory and peripheral device resources, and safeguard the integrity of the system as a whole by careful control of each user program.

Sec. 35

(P + + 1)

....

100

in a multi-programming system, the Management Unit provides the means for assigning pages (relocatable memory segments) to a user program and preventing that user from making any unauthorized access to those pages outside his assigned area. Thus, a user can effectively be prevented from accidental or willful destruction of any other user program or the system executive program.

Hardware implemented features enable the operating system to dynamically allocate memory upon demand while a program is being run. These features are particularly useful when running higher-level language programs, where, for example, arrays are constructed at execution time. No fixed space is reserved for them by the compiler, Lacking dynamic memory allocation capability, the program would have to calculate and allow sufficient memory space to accommodate the worst case. Memory Management eliminates this time-consuming and westeful procedure.

8.1.3 Basic Addressing

The addresses generated by all PDP-11 Family Central Processor Units (CPUs) are 18-bit direct byte addresses. Although the PDP-11 Family word length is 16 bits, the UNIBUS and CPU addressing logic actually is 18 bits. Thus, while the PDP-11 word can only contain address references up to 32K words (64K bytes) the CPU and UNIBUS can reference addresses up to 128K words (256K bytes). These extra two bits of addressing logic provide the basic framework for expanding memory references.

In addition to the word length constraint on basic memory addressing space, the uppermost 4K words of address space is always reserved for UNIBUS I/O device registers. In a basic PDP-11 memory configuration (without Management) all address references to the uppermost 4K words of 16-bit address space (160000-177777) are converted to full 18-bit references with bits 17 and 16 always set to 1. Thus, a 16-bit reference to the I/O device register at address 173224 is automatically internally converted to a full 18-bit reference to the register at address 773224. Accordingly, the basic PDP-11 configuration can directly address up to 28K words of true memory, and 4K words of UNIBUS I/O device registers.

8.1.4 Active Page Registers

The Memory Management Unit uses two sets of eight 32-bit Active Page Registers. An APR is actually a pair of 16-bit registers: a Page Address Register (PAR) and a Page Descriptor Register (PDR). These registers are always used as a pair and contain all the information needed to describe and relocate the currently active memory pages.

One set of APR's is used in Kernel mode, and the other in User mode. The choice of which set to be used is determined by the current CPU mode contained in the Processor Status word.




Figure 8-1 Active Page Registers

8.1.5 Cepabilities Provided by Memory Management

Memory Size (words):

124K, max (plus 4K for I/O & registers)

Address Space:

Virtual (16 bits)

Physical (18 bits)

Modes of Operation:

Kernel & User

Stack Pointers:

2 (one for each mode)

Memory Relocation:

Number of Pages:

16 (8 for each mode)

Page Length:

32 to 4,096 words

Memory Protection:

no access read only read/write

8.2 RELOCATION

8.2.1 Virtual Addressing

When the Memory Management Unit is operating, the normal 16-bit direct byte address is no longer interpreted as a direct Physical Address (PA) but as a Virtual Address (VA) containing information to be used in constructing a new 18-bit physical address. The information contained in the Virtual Address (VA) is combined with relocation and description information contained in the Active Page Register (APR) to yield an 18-bit Physical Address (PA).

Because eddresses are automatically relocated, the computer may be considered to be operating in virtual address space. This means that no matter where a program is loaded into physical memory, it will not have

to be "re-linked"; it always appears to be at the same virtual location in memory.

The virtual address space is divided into eight 4K-word pages. Each page is relocated separately. This is a useful feature in multi-programmed timesharing systems. It permits a new large program to be loaded into discontinuous blocks of physical memory.

A page may be as small as 32 words, so that short procedures or data areas need occupy only as much memory as required. This is a useful feature in real-time control systems that contain many separate small tasks, it is also a useful feature for stack and buffer control.

A basic function is to perform memory relocation and provide extended memory addressing capability for systems with more than 28K of physical memory. Two sets of page address registers are used to relocate virtual addresses to physical addresses in memory. These sets are used as hardware relocation registers that permit several user's programs, each starting at virtual address 0, to reside simultaneously in physical memory.

8.2.2 Program Relocation

The page address registers are used to determine the starting address of each relocated program in physical memory. Figure 6-2 shows a simplified example of the relocation concept.

Program A starting address 0 is relocated by a constant to provide physical address 6400,.




Figure 8-2 Simplified Memory Relocation Concept

If the next processor virtual address is 2, the relocation constant will then cause physical address 6402, which is the second item of Program A to be accessed. When Program B is running, the relocation constant is changed to 100000. Then, Program B virtual addresses starting at 0, are relocated to access physical addresses starting at 100000, Using the active page address registers to provide relocation eliminates the need to "relink" a program each time it is loaded into a different physical memory location. The program always appears to start at the same address.

A program is relocated in pages consisting of from 1 to 128 blocks. Each block is 32 words in length. Thus, the maximum length of a page is 4096 (128 x 32) words. Using all of the eight available active page registers in a set, a maximum program length of 32,768 words can be accommodated. Each of the eight pages can be relocated anywhere in the physical memory, as long as each relocated page begins on a boundary that is a multiple of 32 words. However, for pages that are smaller then 4K words, only the memory actually allocated to the page may be accessed.

The relocation example shown in Figure 6-3 illustrates several points about memory relocation.

- a) Although the program appears to be in contiguous address space to the processor, the 32K-word physical address space is actually scattered through several separate areas of physical memory. As long as the total available physical memory space is adequate, a program can be loaded. The physical memory space need not be contiguous.
- b) Pages may be relocated to higher or lower physical addresses, with respect to their virtual address ranges. In the example Figure 8-3, page 1 is relocated to a higher range of physical addresses, page 4 is relocated to a lower range, and page 3 is not relocated at all (even though its relocation constant is non-zero).
- c) All of the pages shown in the example start on 32-word boundaries.
- d) Each page is relocated independently. There is no reason why two or more pages could not be relocated to the same physical memory space. Using more than one page address register in the set to access the same space would be one way of providing different memory access rights to the same data, depending upon which parts of a program was referencing that data.

Memory Units

Block:

32 Words

Page:

1 to 128 blocks (32 to 4,096 words) **


ഥ

No. of pages:

8 per mode

Size of relocatable 27,768 words, max (8 x 4,096)

memory:






Figure 8-3 Relocation of a 32K Word Program into ... 124K Word Physical Memory

8.3 PROTECTION

A timesharing system performs multiprogramming: it allows several programs to reside in memory simultaneously, and to operate sequentially. Access to these programs, and the memory space they occupy, must be strictly defined and controlled. Several types of memory protection must be afforded a timesharing system. For example:

- User programs must not be allowed to expand beyond allocated space, unless authorized by the system.
- Users must be prevented from modifying common subroutines and algorithms that are resident for all users.
- Users must be prevented from gaining control of or modifying the operating system software.

The Memory Management option provides the hardware facilities to implement all of the above types of memory protection.

8.3.1 Inaccessible Memory

Each page has a 2-bit access control key associated with it. The key is assigned under program control. When the key is set to 0, the page is defined as non-resident, Any attempt by a user program to access a non-resident page is prevented by an immediate abort. Using this feature to provide mamory protection, only those pages associated with the current program are set to legal access keys. The access control keys of all other program pages are set to 0, which prevents illegal memory references.

8.3.2 Read-Only Memory

The access control key for a page can be set to 2, which allows read (fetch) memory references to the page, but immediately aborts any attempt to write into that page. This read-only type of memory protection

can be afforded to pages that contain common data, subroutines, or shared algorithms. This type of memory protection allows the access rights to a given information module to be user-dependent. That is, the access right to a given information module may be varied for different users by altering the access control key.

A page address register in each of the sets (Kernel and User modes) may be set up to reference the tarme physical page in memory and each may be keyed for different access rights. For example, the User access control key might be 2 (read-only access), and the Kernel access control key might be 6 (allowing complete read/write access).

8.3.3 Multiple Address Spece

There are two complete separate PAR/PDR sets provided; one set for Kernel mode and one set for User mode. This affords the timesharing system with another type of memory protection capability. The mode of operation is specified by the Processor Status Word current mode field, or previous mode field, as determined by the current instruction.

Assuming the current mode PS bits are valid, the active page register sets are enabled as follows:

	PS(bits15, 14)		PAR/POR Set Enabled	
_	00		Kernel mode	
	01 -	l	illegal (all references aborted on access)	
	10	ſ		
	11		User mode	

Thus, a User mode program is relocated by its own PAR/PDR set, as are Kernel programs. This makes it impossible for a program running in one mode to accidentally reference space allocated to another mode when the active page registers are set correctly. For example, a user cannot transfer to Kernel space. The Kernel mode address space may be reserved for resident system monitor functions, such as the basic input. Output Control routines, memory management trap handlers, and time-sharing scheduling modules, By dividing the types of timesharing system programs functionally between the Kernel and User modes, a minimum amount of space control housekeeping is required as the timeshared operating system sequences from one user program to the next, For example, only the User PAR/POR set needs to be updated as each new user program is serviced. The two PAR/PDR sets implemented in the Memory Management Unit are shown in Figure 8-1.

8.4 ACTIVE PAGE REGISTERS

The Memory Management Unit provides two sets of eight Active Page Registers (APR). Each APR consists of a Page Address Register (RAR) and a Page Descriptor Register (PDR). These registers are always used as a pair and contain all the information required to locate and describe the current active pages for each mode of operation. One PAR/PDR set is used in Kernel mode and the other is used in User mode. The current mode bits (or in some cases, the previous mode bits) of the Processor Status Word determine which set will be referenced for each memory access. A program operating in one mode cannot use the PAR/PDR sets of the other mode to access memory. Thus, the two sets are

a key feature in providing a fully protected environment for a time-shared multi-programming system.

A specific processor I/O address is assigned to each PAR and PDR of each set. Table 7-1 is a complete list of address assignment.

NOTE UNIBUS devices cannot access PARs or PDRs

In a fully-protected multi-programming environment, the implication is that only a program operating in the Karnel mode would be allowed to write into the PAR and POR locations for the purpose of mapping user's programs. However, there are no restraints imposed by the logic that will prevent User mode programs from writing into these registers. The option of implementing such a feature in the operating system, and thus explicitly protecting these locations from user's programs, is available to the system software designer.

Table 8-1 PAR/PDR Address Assignments

Kernel Active Page Registers			User Active Page Registers		
No.	PAR	FDA	No.	PAR	PDR
0	772340	. 772300	0	777640	777600
1	772342	772302	1	777642	777602
2	772344	772304	2	777644	777604
3	772346	772306	1 3	777646	777606
4	772350	772310	4	777650	777610
5	772352	772312	1 5	777652	777612
6	772354	772314	i 6	777654	777614
7	772356	772316	1 7	777656	777616

8.4.1 Page Address Registers (PAR)

The Page Address Register (PAR), shown in Figure 8-4, contains the 12-bit Page Address Field (PAF) that specifies the base address of the page.




Figure 8-4 Page Address Register

Bits 15-12 are unused and reserved for possible future use,

The Page Address Register may be alternatively thought of as a relocation constant, or as a base register containing a base address. Either Interpretation Indicates the basic function of the Page Address Register (PAR) in the relocation scheme.

8.4.2 Page Descriptor Registers (PDR)

The Page Descriptor Register (PDR), shown in Figure 8-5, contains information relative to page expansion, page length, and access control.




Figure 8-5 Page Descriptor Register

Access Control Field (ACF) .

This 2-bit field, bits 2 and 1, of the POR describes the access rights to this particular page. The access codes or "keys" specify the manner in which a page may be accessed and whether or not a given access should result in an abort of the current operation. A memory reference that causes an abort is not completed and is terminated immediately.

Aborts are caused by ettempts to access non-resident pages, page length errors, or access violations, such as attempting to write into a read-only page. Traps are used as an aid in gathering memory management information.

In the context of access control, the term "write" is used to indicate the action of any instruction which modifies the contents of any addressable word. A "write" is synonymous with what is usually called a "store" or "modify" in many computer systems. Table 8-2 lists the ACF keys and their functions, The ACF is written into the PDR under program control.


Table 8-2 Access Control Field Keys

AFC	Key	Description	Function
00	0	Non-resident	Abort any attempt to access this non-resident page
01	2	Resident read-only	Abort any attempt to write into this page.
10 .	4	(unused)	Abort all Accesses
11	6	Resident read/ write	Read or Write allowed. No trap or abort occurs,

Expansion Direction (ED)

The ED bit located in PDR bit position 3 indicates the authorized direction in which the page can expand, A logic 0 in this bit (ED \pm 0) indicates the page can expand upward from relative zero. A logic 1 in this bit (ED \pm 1) indicates the page can expand downward toward relative zero. The ED bit is written into the PDR under program control. When the expansion direction is upward (ED \pm 0), the page length is increased by adding blocks with higher relative addresses. Upward expansion is usually specified for program or data pages to add more program or table space. An example of page expansion upward is shown in Figure 8-6.

When the expansion direction is downward ($ED \equiv 1$), the page length is increased by adding blocks with lower relative addresses. Downward expansion is specified for stack pages so that more stack space can be added. An example of page expansion downward is shown in Figure 8-7.



NOTE:

To specify a block length of 42 for an upward expandable page, write highest authorized block no. directly into high byte of POR. Bit 15 is not used because the highest allowable block number is 177...




Figure 8-6 Example of an Upward Expandable Page

Written Into (W).

The W bit located in PDR bit position 6 indicates whether the page has been written into since it was loaded into memory, W=1 is affirmative. The W bit is automatically cleared when the PAR or PDR of that page is written into, it can only be set by the control logic.

In disk swapping and memory overlay applications, the W bit (bit 6) can be used to determine which pages in memory have been modified by a user. Those that have been written into must be saved in their current form. Those that have not been written into (W = 0), need not be saved and can be overlayed with new pages, if necessary,

Page Langth Field (PLF)

The 7-bit PLF located in PDR (bits 14-8) specifies the authorized length of the page, in 32-word blocks. The PLF holds block numbers from 0 to 177₄; thus allowing any page length from 1 to 128₁₈ blocks. The PLF is written in the PDR under program control.

PLF for an Upward Expandable Page

When the page expands upward, the PLF must be set to one less than the intended number of blocks authorized for that page. For example, if 52, (42_{10}) blocks are authorized, the PLF is set to 51, (41_{10}) (Figure 8-6). The hardward compares the virtual address block number, VA (bits 12-6) with the PLF to determine if the virtual address is within the authorized page length,

When the virtual address block number is less than or equal (o the PLF, the virtual address is within the authorized page length. If the virtual address is greater than the PLF, a page length fault (address too high) is detected by the hardware and an abort occurs. In this case, the virtual address space legal to the program is non-contiguous because the three most significant bits of the virtual address are used to select the PAR/PDR set.


PLF for a Downward Expandable Page

The capability of providing downward expansion for a page is intended specifically for those pages that are to be used as stacks. In the PDP-11, a stack starts at the highest location reserved for it and expands downward toward the lowest address as items are added to the stack.

When the page is to be downward expandable, the PLF must be set to authorize a page length, in blocks, that starts at the highest address of the page. That is always Block 177, Refer to Figure 8-7, which shows an example of a downward expandable page. A page length of 42, the blocks is arbitrarily chosen so that the example can be compared with, the upward expandable example shown in Figure 8-6.

NOTE

The same PAF is used in both examples. This is done to emphasize that the PAF, as the base address, always determines the lowest address of the page, whether it is upward or downward expandable.



To specify page length for a downward expandable page, write complement of blocks required into high byte of PDR.

In this example, a 42-block page is required. PLF is derived as follows:

 $42_{10} \approx 52_{1}$; two's complement = 1,26₁.




Figure 8-7 Example of a Downward Expandable Page

The calculations for complementing the number of blocks required to obtain the PtF is as follows:

8.5 VIRTUAL & PHYSICAL ADDRESSES

The Memory Management Unit is located between the Central Processor Unit and the UNIBUS address lines, When Memory Management is enabled, the Processor ceases to supply address information to the Unibus, Instead, addresses are sent to the Memory Management Unit where they are relocated by various constants computed within the Memory Management Unit.

8.5.1 Construction of a Physical Address

The basic information needed (or the construction of a Physical Address (PA) comes from the Virtual Address (VA), which is illustrated in Figure 8-8, and the appropriate APR set.



Figure 8-8 Interpretation of a Virtual Address

The Virtual Address (VA) consists of:

- The Active Page Field (APF). This 3-bit field determines which of eight Active Page Registers (APRO-APR7) will be used to form the Physical Address (PA).
- The Displacement Field (DF). This 13-bit field contains an address relative to the beginning of a page. This permits page lengths up to 4K words (213 = 8K bytes). The DF is further subdivided into two fields as shown in Figure 8-9.




Figure 8-9 Displacement Field of Virtual Address

The Displacement Field (DF) consists of:

- The Block Number (BN). This 7-bit field is interpreted as the block number within the current page.
- The Displacement in Block (DIS), This 6-bit field contains the displacement within the block referred to by the Block Number.

The remainder of the information needed to construct the Physical Address comes from the 12-bit Page Address Field (PAF) (part of the Active Page Register) and specifies the starting address of the memory which that APR describes. The PAF is actually a block number in the physical memory, e.g. PAF \rightleftharpoons 3 indicates a starting address of 96, (3 \rightleftharpoons 32 \rightleftharpoons 96) words in physical memory.

The formation of the Physical Address is illustrated in Figure 8-10.




Figure 8-10 Construction of a Physical Address

The lagical sequence involved in constructing a Physical Address is as follows:

- 1. Select a set of Active Page Registers depending on current mode.
- The Active Page Field of the Virtual Address is used to select an Active Page Register (APRO-APR7).
- The Page Address Field of the selected Active Page Register contains the starting address of the currently active page as a block number in physical memory.
- The Block Number from the Virtuel Address is added to the block number from the Page Address Field to yield the number of the block in physical memory which will contain the Physical Address being constructed.
- The Displacement in Block from the Displacement Field of the Virtual Address is joined to the Physical Block Number to yield a true 18-bit Physical Address.

8.5.2 Determining the Program Physical Address

A [6-bit virtual address can specify up to 32K words, in the range from 0 to 177776, (word boundaries are even octal numbers). The three most significant virtual address bits designate the PAR/PDR set to be referenced during page address relocation. Table 8-3 lists the virtual address ranges that specify each of the PAR/PDR sets.

Table 8-3 Relating Virtual Address to PAR/PDR Set

Virtual Address Range	PAR/POR Set
000000-17776	0
020000-37776	1
040000-57776	2
060000-77776	3
100000-117776	4
120000-137776	5
140000-157776	6
160000-177776	Ž

NOTE

Any use of page lengths less than 4K words causes holes to be left in the virtual address space.

8.6 STATUS REGISTERS

Aborts generated by the protection hardware are vectored through Kernel virtual location 250. Status Registers #0 and #2 are used to determine why the abort occurred. Note that an abort to a location which is itself an invalid address will cause another abort. Thus the Kernel program must insure that Kernel Virtual Address 250 is mapped into a valid address, otherwise a loop will occur which will require console intervention.

8.6.1 Status Register 0 (SRO)

SRO contains about error flags, memory management enable, plus other essential information required by an operating system to recover from an about or service a memory management trap. The SRO format is shown in Figure 8-11. Its address is 777-572.




Figure 8-11 Format of Status Register #0 (SRO)

Bits 15-23 are the abort flags. They may be considered to be in a "priority queue" in that "flags to the right" are less significant and should be ignored. For example, a "non-resident" abort service routine would ignore page length and access control flags. A "page length" abort service routine would ignore an access control fault.

NOTE

Bit 15, 14, or 13, when set (abort conditions) cause the logic to freeze the contents of SRO, bits 1 to 6 and status register SR2, This is done to facilitate recovery from the abort.

Protection is enabled when an address is being relocated. This implies that either SRO, bit 0 is equal to 1 (Memory Management enabled) or that SRO, bit 8, is equal to 1 and the memory reference is the final one of a destination calculation (maintenance/destination mode).

Note that SRO bits 0 and 8 can be set under program control to provide meaningful memory management control information. However, information written into all other bits is not meaningful. Only that information which is automatically written into these remaining bits as a result of hardware actions is useful as a monitor of the status of the memory management unit. Setting bits 15-13 under-program control will not cause traps to occur. These bits, however, must be raset to 0 after an abort or trap has occurred in order to resume monitoring memory management.

Abort-Nonresident

Bit 15 is the "Abort-Nonresident" bit. It is set by attempting to access a page with an access control field (ACF) key equal to 0 or 4 or by enabling relocation with an illegal mode in the PS.

Abort-Page Length

Bit 14 is the "Abort-Page Length" bit. It is set by attempting to occess a location in a page with a block number (virtual address bits 12-6) that is outside the area authorized by the Page Length Field (PFL) of the PDR for that page.

Abort-Reed Only

Sit 13 is the "Abort-Read Only" bit. It is set by attempting to write in a "Read-Only" page having an access key of 2.

NOTE

There are no restrictions that any abort bits could not be set simultaneously by the same access attempt.

Maintenance/Destination Mode

Bit B specifies maintenance use of the Memory Management Unit. It is used for diagnostic purposes. For the instructions used in the initial diagnostic program, bit 8 is set so that only the final destination reference is relocated. It is useful to prove the capability of relocating addresses.

Mode of Operation

Bits 5 and 6 indicate the CPU mode (User or Kernel) associated with the page causing the abort. (Kernel \simeq 00, User \simeq 11).

Page Number

Bits 3-1 contain the page number of reference. Pages, like blocks, are numbered from 0 upwards. The page number bit is used by the error recovery routine to identify the page being accessed if an about occurs.

Enable Relocation and Protection

Bit D is the "Enable" bit. When it is set to 1, all addresses are relocated

and protected by the memory management unit. When bit 0 is set to 0, the memory management unit is disabled and addresses are neither resocuted nor protected.

8.6.2 Status Register 2 (SR2)

SR2 is loaded with the I6-bit Virtual Address (VA) at the beginning of each instruction fetch but is not updated if the instruction fetch fails. SR2 is read only; a write attempt will not modify its contents, SR2 is the Virtual Address Program Counter. Upon an abort, the result of SR0 bits 15, 14, or 13 being set, will freeze SR2 until the SR0 abort flags are cleared. The address of SR2 is 777 576.




Figure 6-12 Formet of Status Register 2 (SR2))

8.7 INSTRUCTIONS

Memory Management provides the ability to communicate between two spaces, as determined by the current and previous modes of the Processor Status word (PS).

Mnemonic	lastruction	Op Code
MFPI	move from previous instruction space	006555
MTPI	move to previous instruction space	.0066DD
MFPD	move from previous data space	106555
" 'MTPD	move to previous data space	1056DD

These instructions are directly compatible with the larger 11 computers.

The PDP-11/45 Mamory Management unit, the KT11-C, implements a separate instruction and data address space. In the PDP-11/34, there is no differentiation between instruction or data space. The 2 instructions MFPO and MTPD (Move to and from previous data space) execute identically to MFPI and MTPI.


7

move from previous data space

106555

move from previous instruction space

006555



Operation:

 $(temp) \leftarrow (src)$

1 (SP) ←(temp)

Condition Codes:

N: set if the source <0; otherwise cleared

Z: set if the source =0; otherwise cleared

V: cleared

C: unaffected

Description:

This instruction pushes a word onto the current stack

from an address in previous space, Processor Status (bits 13, 12). The source address is computed using

the current registers and memory map.

Example:

MFPI (2) (R2)

R2 = 1000

1000 = 37526

The execution of this instruction causes the contents of (relative) 37526 of the previous address space to be pushed onto the current stack as determined by the PS (bits 15, 14).

MTPD MTP!

move to previous data space

10660D

move to previous instruction space

0066DD



Operation:

 $(temp) \leftarrow (SP) f$

 $(det) \leftarrow (temp)$

Condition Codes:

N: set if the sourse <0; otherwise cleared

Z: set if the squres =0; otherwise cleared

V: cleared

C: unaffected

Description:

This instruction pops a word off the current stack determined by PS (bits 15, 14) and stores that word into an address in previous space PS (bits 13, 12). The destination address is computed using the cur-

rent registers and memory map. An example is as follows:

Example:

MTPI 60 (R2)

R2 = 10001000 = 37526

The execution of this instruction causes the top word of the current stack to get stored into the (relative) 37526 of the previous address LDBC6.

MTPI AND MFPI, MODE O, REGISTER 6 ARE UNIQUE IN THAT THESE INSTRUCTIONS ENABLE COMMUNICATIONS TO AND FROM THE PRE-VIOUS USER STACK.

: MFPI, MODE O, NOT REGISTER 6

```
      MOV
      #KM+PUM, PSW
      ; KMODE, PREV USER

      MOV
      #=1, -2(6)
      ; MOVE -1 on kernel stack -2

      CLR
      %0
      ; ENABLE MEM MGT

      MFPI
      %0
      ; -(KSP) + RO CONTENTS
```

The -1 in the kernel stack is now replaced by the contents of RO which \sim is 0.

: MFPI, MODE 0, REGISTER 6

```
MOV
     #UM+PUM, PSW
                        : SET R16=0
CLR
      %6
      #KM+PUM_PSW
                        : K MODE, PREV USER
MOV
MOV
     \#-1, -2(6)
                        : ENABLE MEM MGT
INC
      @ # SRO
                        ; -{KSP} +R16 CONTENTS
MFPI
     %6
```

The -1 in the kernel stack is now replaced by the contents of R16 (user stack pointer which is 0).

To obtain info from the user stack if the status is set to kernel mode, previuser, two steps are needed.

```
MFPI %6 : get contents of R16=user pointer
MFPI @(6)+ : get user pointer from kernel stack
; use address obtained to get data
; from user mode using the prev
; mode
```

The desired data from the user stack is now in the kernel stack and has replaced the user stack address.

: MTPI, MODE 0 . NOT REGISTER 6

```
MOV
            #XM+PUM, PSW
                                : KERNEL MODE, PREV USES
     MOV
           # TAGX, (6)
                                : PUT NEW PC ON STACK
     INC
           OD#SRO
                                : ENABLE KT
     MTP1
           %7 ·
                                ; %7 ← (6) +
     HLT
                                : ERROR
TA6X: CLR
                                : DISABLE MEM MGT
```

The new PC is popped off the current stack and since this is mode 0 and not register 6 the destination is register 7.

; MTPI, MODE O, REGISTER 6

```
MOV
       #UM+PUM, PSW
                            ; user mode. Prev User.
CLR
       %6
                            ; set user $P=0 (R16)
MOV
       #KM+PUM, PSW
                            ; Kernel mode, prev user
MOV
      #-1, -(6)
                            : MOVE -- 1 into K stack (R6)
INC
       @#5RO
                           : Enable MEM MGT
MTPI
      %6
                           ; \%16 + (6) +
```

The 0 in R16 is now replaced with -1 from the contents of the kernel stack.

To place into on the user stack if the status is set to kernel mode, previuser mode, 3 separate steps are needed.

The data desired is obtained from the kernel stack then the destination address is obtained from the kernel stack and relocated through the previous mode.

8-21

Mode Description

In Kernel mode the operating program has unrestricted use of the mechine. The program can map users' programs enywhere in core and thus explicitly protect key areas (including the device registers and the Processor Status word) from the User operating environment,

In User mode a program is inhibited from executing a HALT instruction and the processor will trap through location 10 if an attempt is made to execute this instruction, A RESET instruction results in execution of a NOP (no-operation) instruction.

There are two stacks called the Kernel Stack and the User Stack, used by the central processor when operating in either the Kernel or User mode, respectively.

Stack Limit violations are disabled in User mode. Stack protection is provided by memory protect features.

Interrupt Conditions

The Memory Management Unit relocates all addresses. Thus, when Management is enabled, all trap, abort, and interrupt vectors are considered to be in Kernel mode Virtual Address Space. When a vectored transfer occurs, control is transferred according to a new Program Counter (PC) and Processor Status Word (PS) contained in a two-word vector relocated through the Kernel Active Page Register Set.

When a trap, abort, or interrupt occurs the "push" of the old PC, old PS is to the User/Kernel R6 stack specified by CPU mode bits 15, 14 of the new PS in the vector (00 = Kernel, 11 = User). The CPU mode bits also determine the new APR set. In this manner it is possible for a Kernel mode program to have complete control over service assignments for all interrupt conditions, since the interrupt vector is located in Kernel trace. The Kernel program may assign the service of some of these conditions to a User mode program by simply setting the CPU mode bits of the new PS in the vector to return control to the appropriate mode.

User Processor Status (PS) operates as follows:

PS Bits	User RTI, RTT	User Treps, Interrupts	Explicit PS Access
Cond. Codes (3-0)	loaded from -	loaded from vector	
Trap (4)	loaded from stack	loaded from vector	cannot be changed
Priority (7-5)	cannot be changed	loaded from vactor	•
Previous (13-12)	cannot be changed	copied from PS (15, 14)	•
Current (15-14)	cannot be changed	toaded from vector	•

Explicit operations can be made if the Processor Status is mapped in User space.

8-22

MINICOMPUTERS FOR ENGINEERS AND SCIENTISTS.

G. A. KORN.

NTERRUPT SYSTEMS

- 5-9. Simple Interrupt-system Operations. In an interrupt system, a device-flag level (INTERRUPT REQUEST) interrupts the computer program on completion of the current instruction. Processor hardware then causes a subroutine jump (Sec. 4-12):
 - Contents of the incremented program counter and of other selected processor registers (if any) are automatically saved in specific memory locations or in spare registers.
 - 2. The program counter is reset to start a new instruction sequence (Interrupt-service subroutine) from a specific memory location ("trap location") associated with the interrupt. The interrupt thus acted upon is disabled so that it cannot interrupt its own service routine.

Minicomputer interrupt-service routines must usually first save the contents of processor registers (such as accumulators) which are needed by the main program, but which are not saved automatically by the hardware. We might also have to save (and later restore) some peripheral-device control registers. Only then can the actual interrupt service proceed: the service routine can transfer data after an ADC-conversion-completed interrupt, implement emergency-shutdown procedures after a power-supply failure, etc. Either the service routine or the interrupt-system hardware must then clear the interrupt-causing flag to prepare it for new interrupts. The service routine ends by restoring registers and program counter to return to the original program, like any subroutine (Sec. 4-12). As the service routine completes its job, it must also reenable the interrupt.

EXAMPLE: Consider a simple minicomputer which stores only the program counter automatically after an interrupt. The interrupt-service routine is to read an ADC after its conversion-complete interrupt.

Location	Lahei	Instruction or Word Data (main program)		Comments
		•		
•		•		
1713		current instruction		/ Interrupt occurs here
6000		1714		/ Incremented program / counter (1714) will be / stored here by hard- / ware
0001		JUMP TO SRVICE		/ Trap location, contains / jump to relocatable
3400	SAVICE	STORE ACCUMULATOR IN	SAVAC	/ service routine

5-1

NOTE: Interrupts do not work when the computer is HALTED, so we cannot test interrupts when stepping a program manually.

5-10. Multiple Interrupts. Interrupt-system operation would be simple if there were only one possible source of interrupts, but this is practically never true. Even a stand-alone digital computer usually has several interrupts corresponding to peripheral malfunctions (tape unit out of tape, printer out of paper), and flight simulators, space-vehicle controllers, and process-control systems may have hundreds of different interrupts.

A practical multiple-interrupt system will have to:

- "Trap" the program to different memory locations corresponding to specific individual interrupts
- 2. Assign priorities to simultaneous or successive interrupts
- Store lower-priority interrupt requests to be serviced after higherpriority routines are completed
- Permit higher-priority interrupts to interrupt lower-priority service routines as soon as the return address and any automatically saved registers are safely stored

Note that programs and/or hardware must carefully save successive tevels of program-counter and register contents, which will have to be recovered as needed. Interrupt-system programming will be further discussed in Sec. 5-16.

More sophisticated systems will be able to reastign new priorities through programmed instructions as the needs of a process or program change (see also Sees, 5-12, 5-14, and 5-16).

5-11. Skip-chain Identification of Interrupts. The most primitive multiple-interrupt systems simply OR all interrupt flags onto a single interrupt line. The interrupt-service routine then employs sense/skip instructions (Sec. 5-8) to test successive device flags in order of descending priority.

Suppose that the simple interrupt system discussed in Sec. 5-9 was connected not only to the ADC requesting service but also to Temergency interrupts from a fire alarm and from the computer power supply (Sec. 2-15 A skip-chain service routine with appropriate branches for fire alarm emergency shutdown, and ADC might look like this (only the ADC service routine is actually shown):

SRVICE	SKIP IF FIRE-ALARM FLAG	LOW	/ Fire alarm?
	JUMP TO FIRE		/ Yes, go to service
			/ routine
	SKIP IF POWER FLAG LOW		/ No: power-supply
			/ trouble?
	JUMP TO LOWPWR		/ Yes, go to service
			/ routine
	SKIP IF ADC DONE FLAG LE	DW .	/ No; ADC service
			/ request?
	JUMP TO ADC		/ Yes, service it
	JUMP TO ERROR		/ No: spurious
			/ interrupt- print
			/ erfor message
ADC	STORE ACCUMULATOR IN READ ADC	SAVAC	/ ADC service routine.
	STORE ACCUMULATOR IN	x	
	LOAD ACCUMULATOR	SAVAC	/ Restore accumulator
	INTERRUPT ON	-	/ Turn interrupts back
			/ on C
	JUMP INDIRECT VIA	9000	/ Return jump

The skip-chain system requires only simple electronics and disposes of the priority problem, but the flag-sensing program is time-consuming. (n devices may require $\log_2 n$ successive decisions even if the flag sensing is done by successive binary decisions). A somewhat faster method is to employ a flag status word (Sec. 5-8), which can be tested bit by bit or used for indirect addressing of different service routines (Sec. 4-11a).

Note also that our primitive ORed-interrupt system must automatically disable all interrupts as soon and as long as any interrupt is recognized. We cannot interrupt even low-priority interrupt-service routines.

5-12. Program-controlled Interrupt Masking. It is often useful to enable (arm) or disable (disarm) individual interrupts under program control to meet special conditions. Improved multiple-interrupt systems gate individual interrupt-request lines with mask filp-flops which can be set and reset by programmed instructions. The ordered set of mask flip-flops is usually treated as a control register (interrupt mask register) whic — loaded with

appropriate and 1s from an accumulator through a programmed I/O instruction. Groups of interrupts quite often have a common mask flip-flop (see also Sec. 5-14).

A very important application of programmed masking instructions is to give selected portions of main programs (as well as interrupt-service routines) greater or lesser protection from interrupts.

Note that we will have to restore the mask register on returning from any interrupt-service routine which has changed the mask, so program or hardware must keep track of mask changes. We must also still provide programmed instructions to enable and disable the entire interrupt system without changing the mask.

EXAMPLE: A skip-chain system with mask flip-flops. Addition of mask flip-flops to our simple skip-chain interrupt system (Fig. 5-9) makes it practical to interrupt lower-priority service routines. Each such routine must now have its own memory location to save the program counter, and the mask must be restored before the interrupt is dismissed. The ADC service routine of Sec. 5-11 is modified as follows (all interrupts are initially disabled):

ADC	STORE ACCUMULATOR IN LOAD ACCUMULATOR STORE ACCUMULATOR IN LOAD ACCUMULATOR	SAVAC 0000 SAVPC MASK	/ Save program / counter / Save
	STORE ACCUMULATOR IN	SVMSK	/ current mask
	LOAD ACCUMULATOR LOAD MASK REGISTER INTERRUPT ON READ ADC	MASK 1	/ Arm higher- / priority interrupts / Enable interrupt system
	STORE ACCUMULATOR IN	x	
	LOAD ACCUMULATOR	SVMSK	/ Restore / previous
	STORE ACCUMULATOR	MASK	/ mask, and
	LOAD ACCUMULATOR	SAVAC	/ restore accumulator
	JUMP INDIRECT VIA	SVPC	/ Return jump

Since most minicomputer mask registers cannot be read by the program, the mask setting is duplicated in the memory location MASK. Some minicomputers (e.g., PDP-9, PDP-15, Raytheon 706) allow only a restricted set of masks and provide special instructions which simplify mask saving and restoring (see also Sec. 5-15). Machines having two or more accumulators can reserve one of them to store the mask and thus save memory references.




Fig. 5-9. Interrupt masking. The mask flip-flops are treated as a control register (mask register), which can be cleared and loaded by I/O instructions.

5-13. Priority-interrupt Systems: Request/Grant Logic. We could replace the skip-chain system of Sec. 5-11 with hardware for polling successive interrupt lines in order of descending priority, but this is still relatively slow if there are many interrupts. We prefer the priority-request logic of Figs. 5-10 or 5-11, which can be located in the processor, on special interface cards, and/or on individual device-controller cards.

Refer to Fig. 5-10a. If the interrupt is not disabled by the mask flip-flop or by the PRIORITY IN line, a service request (device-flag level) will set the REQUEST flip-flop, which is clocked by periodic processor pulses (I/O SYNC) to fit the processor cycle and to time the priority decision. The resulting timed PRIORITY REQUEST step has three jobs:

- 1. It preenables the "ACTIVE" flip-flop belonging to the same interrupt circuit.
- 2. It blocks lower-priority interrupts.
- 3. It informs the processor that an interrupt is wanted.

If the interrupt system is on (and if there are no direct-memory-access requests pending, Sec. 5-17), the processor answers with an INTERRUPT ACKNOWLEDGE pulse just before the current instruction is completed (Fig. 5-13). This sets the preenabled "ACTIVE" flip-flop, which now gates the correct trap address onto a set of bus lines—the interrupt is active. INTERRUPT ACKNOWLEDGE also resets all REQUEST flip-flops to ready them for repeated or new priority requests.

Each interrupt has three states: inactive, waiting (device-flag flip-flop set), and active. Waiting interrupts will be serviced as soon as possible. Unless reset by program or hardware, the device flag maintains the "waiting" state




Fig. 5-10s. Priority-chain timing/queuing logic for one device (see also the timing diagram of Fig. 5-12). The ACK NOWLEDGE line is common to all interrupts on the chain. Note how the flip-flops are timed by the processor-supplied I/O SYNC pulses. MASTER CLEAR is issued by the processor whenever power is turned on, and through a console pushbutton, at reset flip-flops mutally. Many different moduleations of this circuit exist (see also Fig. 5-11). Similar logic is used for direct-memory-access requests.

while higher-priority service routines run and even while its interrupt is disarmed or while the entire interrupt system is turned off,

5-14. Priority Propagation and Priority Changes. There are two basic methods for suppressing lower-priority interrupts. The first is the wired-priority-chain method illustrated in Fig. 5-10. Referring to Fig. 5-10a, the PRIORITY IN terminal of the lowest-priority device is wired to the PRIORITY OUT terminal of the device with the next-higher priority, and so on. Thus the timed requests from higher-priority devices block lower-priority requests. The PRIORITY IN terminal of the highest-priority




Fig. 5-106 and c. Wired-chain priority-propagation circuits. Since each subsystem (and its associated wiring) delays the propagated REQUEST fire-flop steps (Fig. 5-10a) by 10 to 30 nsec, the simple chain of Fig. 5-10b should not have more than from to six links, the circuit of Fig. 5-10b by phases priority-inhibiting steps for faster propagation (based on Ref. 10).




Fig. 5-12. This modified version of the priority-interrupt logic in Fig. 5-10r has priority-propagation gates at the output rather than at the input of the REQUEST flip-flop. Again, many similar circuits exist.

149

device (usually a power-failure, parity-error, or real-time-clock interrupt in the processor itself) connects to a processor flip-flop ("master-mask" flip-flop), which can thus arm or disarm the entire chain (Fig. 5-10b and c).

The computer program can load mask-register flip-flops (Fig. 5-10a) to disarm selected interrupts in such a wired chain, but the relative priorities of all armed interrupts are determined by their positions in the chain. It is possible, though, to assign two or more different priorities to a given device flag; we connect it to two or more separate priority circuits in the chain and arm one of them under program or device control.

Figure 5-11 illustrates the second type of priority-propagation logic, which permits every armed interrupt to set its REQUEST flip-flop. The timed PRIORITY REQUEST steps from different interrupts are combined in a "priority-arbitration" gate circuit, which lets only the highest-priority REQUEST step pass to preenable its "ACTIVE" flip-flop. Some larger digital computers implement dynamic priority reallocation by modifying their priority-arbitration logic under program control, but most minicomputers are content with programmed masking.

The two priority-propagation schemes can be combined. Several minicomputer systems (e.g., PDP-9, PDP-15) employ four separate wiredpriority chains, each armed or disarmed by a common "master-mask" flip-flop in the processor. Interrupts from the four chains are combined through a priority-arbitration network which, together with the programcontrolled "master-mask" flip-flops, establishes the relative priorities of the four chains.

5-15. Complete Priority-interrupt Systems. (a) Program-controlled Address Transfer. The "ACTIVE" flip-flop in Fig. 5-10a or 5-11 places the starting address of the correct interrupt-service routine on a set of address lines common to all interrupts. Automatic or "hardware" priority-interrupt systems will then immediately trap to the desired address (Sec. 5-15h). But in many small computers (e.g., PDP-8 series, SUPERNOVA), the priority logic is only an add-on card for a basic single-level (ORed) interrupt system. Such systems cannot access different trap addresses directly. With the interrupt system on, enery PRIORITY REQUEST disables further interrupts and causes the program to trap to the same memory location, say 0000, and to store the program counter, just as in Sec. 5-9. The trap location contains a jump to the service routine

SRVICE	STORE ACCUMULATOR IN	_	/ Unless we have / a spare / accumulator
	READ INTERRUPT ADDRESS		
	STORE ACCUMULATOR IN	PTR	
	JUMP INDIRECT VIA	PTR	

READ INTERRUPT ADDRESS is an ordinary I/O instruction, which emplo a device selector to read the interrupt-address lines into the accumulat (Sec. 5-9). The IO2 pulse from the device selector can serve as the ACKNOWLEDGE pulse in Fig. 5-10a or 5-11 fin fact, the "ACTIVI flip-flop can be omitted in this simple system). The program then transfe the address word to a pointer location PTR in memory, and an indire jump lands us where we want to be.

Unfortunately, the service routine for each individual device, say & an ADC, must save and restore program counter, mask, and accumulate (see also Sec. 5-12):

ADC	LOAD ACCUMULATOR	0000	
	STORE ACCUMULATOR IN	SAVPC	
	LOAD ACCUMULATOR	SAVAÇ	
	STORE ACCUMULATOR IN	SAVACZ	
	LOAD ACCUMULATOR	MASK	
	STORE ACCUMULATOR IN	SVMSK	
	LOAD ACCUMULATOR	MASK 1	
	STORE ACCUMULATOR	MASK	
	LOAD MASK REGISTER		
	INTERRUPT ON '		
	READ ADC		/ Useful work
	STORE ACCUMULATOR IN	x	f done only here
	INTERRUPT OFF		
	ROTAJUMUSSA GAOJ	SVMSK	
	STORE ACCUMULATOR	MASK	₩.
	LOAD MASK REGISTER		Ç.
	LOAD ACCUMULATOR	SAVAÇ 2	
	INTERRUPT ON		
	JUMP INDIRECT VIA	SAVPC	

Note that most of the time and memory used up by this routine is overhead devoted to storing and saving registers.

- (b) A Fully Automatic ("Hardware") Priority-interrupt System. In an automatic or "hardware" priority-interrupt system, the "ACTIVE" flip-flop in Fig. 5-10a or 5-11 gates the trap address of the active interrupt into the processor memory address register as soon as the current instruction is completed (Fig. 5-12). This requires special address lines in the input/output bus and a little extra processor logic. This hardware buys improved response time and simplifies programming:
 - The program traps immediately to a different trap location for each interrupt; there is no need for the program to identify the interrupt.
 - 2. There is no need to save program counter and registers twice us in Secs. 5-11, 5-12, and 5-15a.

ĸ




Fig. 5-12. Timing diagram for the priority-interrupt logic of Figs. 5-10 and 5-11. The ACKNOWLEDGE pulse remains ON until the trap address is transferred leither immediately over special address lines or by a programmed instruction).

In a typical system, each hardware-designated trap location is loaded with a modified JUMP AND SAVE instruction (Sec. 2-11). Its effective address, say SRVICE, will store the interrupt return address (plus some status bits); this is followed by the interrupt-service routine, which can be relocatable:

SRVICE	xxxx		/ Incremented program- / counter reading / (return address) / saved here
	STORE ACCUMULATOR IN	SAVAC	/ Save accumulator
	LOAD ACCUMULATOR STORE ACCUMULATOR IN LOAD ACCUMULATOR STORE ACCUMULATOR IN LOAD MASK REGISTER INTERRUPT ON READ ADC	MAŠK SVMSK MASK 1 MASK	/ Save current / mask / Get / new / mask / Actual work begins here

Saving (and fater restoring) the interrupt mask in this program is the same as in Secs. 5-12 and 5-15a and is seen to be quite a cumbersome operation, A little extra processor hardware can simplify this job:

1. We can combine the LOAD MASK REGISTER and INTERRUPTION instructions into a single I/O instruction.

2. We can use only masks disarming all interrupts with priorities below level 1, 2, 3, Such simple masks are easier to store automatically.

In the more sophisticated interrupt systems, the interrupt return-jump instruction is replaced by a special instruction (RETURN FROM INTERRUPT), which automatically restores the program-counter reading and all automatically saved registers. Be sure to consult the interface manual for your own minicomputer to determine which hardware features and software" techniques are available.

5-16. Discussion of Interrupt-system Features and Applications. Interrupts are the basic mechanism for sharing a digital computer between different, often time-critical, tasks. The practical effectiveness of a minicomputer interrupt system will depend on:

- 1. The time needed to service possibly critical situations
- 2. The total time and program overhead imposed by saving, restoring, and masking operations associated with interrupts
- 3. The number of priority levels needed versus the number which can be readily implemented
- 4. Programming flexibility and convenience

your interface manual.

The minimum time needed to obtain service will include:

1. The "raw" latency time, i.e., the time needed to complete the longest possible processor instruction (including any indirect addressing); most minicomputers are also designed so that the processor will always execute the instruction following any I/O READ or SENSE/ SKIP instruction. We are sure you will be able to tell why! Check

2. The time needed for any necessary saving and/or masking operation.

A look at the interrupt-service programs of Secs. 5-11, 5-12, 5-15a, and 5-15h will illustrate how successively more sophisticated priority-interrupt systems provide faster service with less overhead. You should, however, take a hard-nosed attitude to establish whether you really need the more advanced features in your specific application.

It is useful at this point to list the principal applications of interrupts. Many interrupts are associated with I/O routines for relatively slow devices such as teletypewriters and tape reader/punches, and thousands of minicomputers service these happily with simple skip-chain systems. Things become more critical in instrumentation and control systems, which must not miss real-time-clock interrupts intended to log time, to read instruments, or to perform control operations. Time-critical jobs require fast responses. If there are many time-critical operations or any time-sharing nutations.

the computing time wasted in overhead operations becomes interesting. Some real-time systems may have periods of peak loads when it becomes actually impossible to service all interrupt requests. At this point, the designer must decide whether to buy an improved system or which interrupt requests are at least temporarily expendable. It is in the latter connection that dynamic priority allocation becomes useful: it may, for instance, be expedient to mask certain interrupts during peak-load periods. In other situations we might, instead, lower the relative priority of the main computer program by unmasking additional interrupts during peak real-time loads.

If two or more interrupt-service routines employ the same library subroutine, we are faced, as in Sec. 4-16, with the problem of reentrant
programming. Temporary-storage locations used by the common subroutine may be wiped out unless we either duplicate the subroutine program
in memory for each interrupt or unless we provide true reentrant subroutines.
This is not usually the case for FORTRAN-compiler-supplied library
routines. Only a few minicomputer manufacturers and software houses
provide reentrant FORTRAN (sometimes called "real-time" FORTRAN).
The best way to store saved registers and temporary intermediate results is
in a stack (Sec. 4-16); a stack pointer is advanced whenever a new interrupt is
recognized and retracted when an interrupt is dismissed. The best minicomputer interrupt systems have hardware for automatically advancing and
retracting such a stack pointer (Sec. 6-10).

If very fast interrupt service is not a paramount consideration, we can get around reentrant coding by programming interrupt masks which simply prevent interruption of critical service routines.

In conclusion, remember that the chief purpose of interrupt systems is to initiate computer operations more complicated than simple data transfers. The best method for time-critical reading and writing as such is not through interrupt-service routines with their awkward programming overhead but with a direct-memory-access system, which has no such problems at all.

DIRECT MEMORY ACCESS AND AUTOMATIC BLOCK TRANSFERS

5-17. Cycle Stealing. Step-by-step program-controlled data transfers limit data-transmission rates and use valuable processor time for alternate instruction fetches and execution; programming is also tedious. It is often preferable to use additional hardware for interfacing a parallel data bus directly with the digital-computer memory data register and to request and grant 1-cycle pauses in processor operation for direct transfer of data to or from memory (interlace or cycle-stealing operation). In larger digital machines, and optionally in a few minicomputers (PDP-15), a data bus can even access one memory bank without stopping processor interaction with other memory banks at all.

Note that cycle stealing in no way disturbs the program sequence. Even though smaller digital computers must stop computation during memory transfers, the program simply skips a cycle at the end of the current memory cycle (no need to complete the current instruction) and later resumes just where it left off. One does not have to save register contents or other information, as with program interrupts.




Fig. 5-13. A direct-memory-access (DMA) interface.

5-18. DMA Interface Logic. To make direct memory access (DMA) practical, the interface must be able to:

- 1. Address desired locations in memory
- 2. Synchronize cycle stealing with processor operation
- 3. Initiate transfers by device requests (this includes clock-timed transfers) or by the computer program
- 4. Deal with priorities and queuing of service requests if two or more devices request data transfers

DMA priority/queuing logic is essentially the same as the priority-interrupt logic of Figs. 5-10 and 5-11; indeed, identical logic cards often serve both purposes. DMA service requests are always given priority over concurrent interrupt requests.

Just as in Fig. 5-11, a DMA service request (caused by a device-flag level) produces a cycle-steal request unless it is inhibited by a higher-priority request; the processor answers with an acknowledge (priority-grant) pulse. This signal then sets a processor-clocked "ACTIVE" flip-flop, which strobes a suitable memory address into the processor memory address register and then causes memory and device logic to transfer data from or to the DMA data bus (Fig. 5-13).

144

In some computer systems (e.g., Digital Equipment Corporation PDP-15), the DMA data lines are identical with the programmed-transfer data lines. This simplifies interconnections at the expense of processor hardware. In other systems, the DMA data lines are also used to transmit the DMA address to the processor before data are transferred. This further reduces the number of bus lines, but complicates hardware and timing.




Fig. 5-14. A simple data channel for automatic block transfers.

5-19. Automatic Block Transfers. As we described it, the DMA data transfer is device-initiated. A program-dependent decision to transfer data, even directly from or to memory, still requires a programmed instruction to cause a DMA service request. This is hardly worth the trouble for a single-word transfer. Most DMA transfers, whether device or program initiated, involve not single words but blocks of tens, hundreds, or even thousands of data words.

Figure 5-14 shows how the simple DMA system of Fig. 5-13 may be expanded into an automatic data channel for block transfers. Data for a block can arrive or depart asynchronously, and the DMA controller will steal cycles as needed and permit the program to go on between cycles. A block of words to be transferred will, in general, occupy a corresponding block of adjacent memory registers. Successive memory addresses can be

gated into the memory address registered by a counter, the current-address counter. Before any data transfer takes place, a programmed instruction sets the current-address counter to the desired initial address; the desired number of words (block length) is set into a second counter, the word counter, which will count down with each data transfer until 0 is reached after the desired number of transfers. As service requests arrive from, say, an analog-to-digital converter or data link, the DMA control logic implements successive cycle-steal requests and gates successive current addresses into the memory address register as the current-address counter counts up (see also Fig. 5-5a).

The word counter is similarly decremented once per data word. When a block transfer is completed, the word counter can stop the device from requesting further data transfers. The word-counter carry pulse can also cause an interrupt so that a new block of data can be processed. The word counter may, if desired, also serve for sequencing device functions (e.g., for selecting successive ADC multiplexer addresses).

Some computers replace the word counter with a program-loaded finaladdress register, whose contents are compared with the current-address counter to determine the end of the block.

A DMA system often involves several data channels, each with a DMA control, address gates, a current-address counter, and a word counter, with different priorities assigned to different channels. For efficient handling of randomly timed requests from multiple devices (and to prevent loss of data words), data-channel systems may incorporate buffer registers in the interface or in devices such as ADCs or DACs.

5-20. Advantages of DMA Systems (see Ref. 6). Direct-memory-access systems can transfer data blocks at very high rates (10° words/sec is readily possible) without elaborate I/O programming. The processor essentially deals mainly with buffer areas in its own memory, and only a few I/O instructions are needed to initialize or reinitialize transfers.

Automatic data channels are especially suitable for servicing peripherals with high data rates, such as disks, drums, and fast ADCs and DACs. But fast data transfer with minimal program overhead is extremely valuable in many other applications, especially if there are many devices to be serviced. To indicate the remarkable efficiency of cycle-stealing direct memory access with multiple block-transfer data channels, consider the operation of a training-type digital flight simulator, which solves aircraft and engine equations and services an elaborate cockpit mock-up with many controls and instrument displays. During each 160-msec time increment, the interface not only performs 174 analog-to-digital conversions requiring a total conversion time of 7.7 msec but also 430 digital-to-analog conversions, and handles \$40 eight-bit bytes of discrete control information. The actual

154




Fig. 5-15a. Memory-increment technique of measuring amplitude distributions (based on Ref. 6).

time required to transfer all this information in and out of the data channels is 143 msec per time increment, but because of the fast direct memory transfers, cycle-stealing subtracts only 3.2 msec for each 160 msec of processor time (Ref. 2).

5-21. Memory-increment Technique for Amplitude-distribution Measurements. In many minicomputers, a special pulse input will increment the contents of a memory location addressed by the DMA address lines; an interrupt can be generated when one of the memory cells is full. When ADC outputs representing successive samples of a random voltage are applied to the DMA address lines, the memory-increment feature will effectively generate a model of the input-voltage amplitude distribution in the computer




Fig. 8-15b. An amplitude-distribution display obtained by the method of Fig. 5-15a. (Digital Equipment Corporation)

memory: Each memory address corresponds to a voltage class interval, and the contents of the memory register represent the number of samples falling into that class interval. Data taking is terminated after a preset number of samples or when the first memory register overloads (Fig. 5-15a). The empirical amplitude distribution thus created in memory may be displayed or plotted by a display routine (Fig. 5-15b), and statistics such as

$$\bar{X} = \frac{1}{n} \sum_{k=1}^{n} X_k \qquad \bar{X}^2 = \frac{1}{n} \sum_{k=1}^{n} X_k^2 \qquad \cdots$$

are readily computed after the distribution is complete. This technique has been extensively applied to the analysis of pulse-energy spectra from nuclear-physics experiments.

Joint distributions of two random variables X, Y can be similarly compiled. It is only necessary to apply, say, a 12-bit word X, Y composed of two 6-bit bytes corresponding to two ADC outputs X and Y to the memory address register. Now each addressed memory location will correspond to the region $X_i \le X < X_{i+1}$, $Y_i \le Y < Y_{k+1}$ in XY space.

5-22. Add-to-memory Technique of Signal Averaging. Another commandpulse input to some DMA interfaces will odd a data word on the I/O-bus data lines to the memory location addressed by the DMA address lines without ever bothering the digital-computer arithmetic unit or the program. This "add-to-memory" feature permits useful linear operations on data obtained from various instruments; the only application well known at this time is in data averaging.

Figure 5-16a and b illustrates an especially interesting application of data averaging, which has been very fruitful in biological-data reduction (e.g., electroencephalogram analysis). Periodically applied stimuli produce the same system response after each stimulus so that one obtains an analog waveform periodic with the period T of the applied stimuli. To pull the desired function X(t) out of additive zero-mean random noise, one adds X(t), X(t+T), X(t+2T), ... during successive periods to enhance the signal, while the noise will tend to average out. Figure 5-16c shows the extraction of a signal from additive noise in successive data-averaging runs.

5-23. Implementing Current-address and Word Counters in the Processor Memory. Some minicomputers (in particular, PDP-9, PDP-15, and the PDP-8 series) have, in addition to their regular DMA facilities, a set of fixed core-memory locations to be used as data-channel address and word counters. Ordinary processor instructions (not 1/O instructions) load these locations, respectively, with the block starting address and with minus the block count. The data-channel interface card (Fig. 5-17) supplies the address of one of the four to eight address-counter locations available in the processor; the word counter is the location following the address counter.

	•		
		•	
	•		



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO III: MODOS DE DIRECCIONAMIENTO

ING. LUIS G. CORDERO BORBOA JULIO-79

	•	

1.- ESQUEMAS DE DIRECCIONAMIENTO.

La unidad central de proceso (CPU) en las computadoras debe realizar las siguientes funciones:

- Obtener y traer de memoria primaria al CPU la siguiente instrucción a ejecutar.
- Entender los operandos, esto es, definir la localización de los operandos necesarios para ejecutar la instrucción y traerlos al CPU.
- Ejecutar la instrucción.

Para llevar a cabo las funciones anteriores el CPU debe contar con la siguiente información:

- El código de operación de la instrucción a ejecutar.
- Las direcciones de los operandos y la del resultado.
- La dirección de la siguiente instrucción a ejecutar.

Existen diferentes soluciones que satisfacen los requerimientos anteriores, los cuales determinan la arquitectura de los procesadores que las utilizan.

Se supondrán operaciones aritméticas en las que se tienen dos operandos y un resultado ya que son las que proporcionan el caso más general.

a) Máquinas de "3+1" direcciones

El formato de instrucción en este esquema de direcciona-miento contiene todos los elementos necesitados por el CPU

para realizar sus funciones.

Un posible formato de instrucción se muestra en la figura III.1

CODIGO				DIRECCION DE		
DE				LA SIGUIENTE	n de	
OPERAC.	OPERANDO	OPERANDO		INSTRUCCION	memoria	
EIC III)						

FIG. III.1

En este caso se tienen cinco campos en el formato de instrucción: Uno para el código de operación que sirve para indicar el tipo de opera--ción a realizar (suma, resta, multiplicación, etc.), tres campos para las direcciones de los operandos y resultado de las operaciones, un campo para indicar la dirección de la siguiente instrucción a ejecutar.

Las instrucciones para ésta máquina podrían ser escritas en forma simbólica en la siguiente forma: ADD A, B, C, D donde ADD representa el código de operación suma y A, B, C y D son nombres simbólicos asignados a localidades de memoria.

Suponiendo que existen las instrucciones suma (ADD), substracción--(SUB) y multiplicación (MUL), entonces una posible traducción de la
expresión A=(B*C)-(D*E) en FORTRAN a lenguaje simbólico en la máquina de 3+1 direcciones sería:

L1: MUL B, C, T1, L3

L3: MUL D, E, T2, L7

L7: SUB T2, T1, A, L8

L8: Siguiente instrucción

donde T1 y T2 representan localidades temporales usadas para guardar resultados aritméticos intermedios.

Las conclusiones más importantes en este esquema son:

Los programas no necesitan estar almacenados en memoria en forma secuencial ya que el campo de dirección de la siguiente instrucción per mite conocer donde fueron almacenados.

Debido a que cada instrucción contiene en forma explícita tres direc-ciones, no es necesario tener en el CPU hardware para guardar los resultados de las operaciones.

b) Máquinas de "3" direcciones

Considerando que los programas se escriben secuencialmente y que por consiguiente es muy lógico almacenarlos en este mismo orden, se llega a un nuevo esquema de direccionamiento en el cual se sus tituyen todos los campos de dirección de la siguiente instrucción por un solo registro dentro del procesador que lleva en forma secuencial y automáticamente la dirección de la siguiente instrucción a ejecutar. Un posible formato de instrucción se muestra en la fig. III.2.

Direction	Registro	Código	Dirección	Dirección	Dirección	Palabra
đe la	en el			segundo	resultado	n de
sig. inst.	procesador	operac.	operando	operando		memoria

FIG. 111, 2

- 4 -

Utilizando este esquema de direccionamiento la expresión A=(B*C)-(D*E) en FORTRAN, quedaría expresada como:

MUL B, C, T1

MUL D. E. T2

SUB T2, T1, A

Siguiente instrucción

Donde se ha suprimido la dirección de la siguiente instrucción ya que ésta es llevada en forma secuencial y automática por un registro del procesador conocido como contador del programa (PC).

Con el esquema de 3 direcciones se logra aprovechar la memoria en forma más eficiente y reducir la longitud de palabra lo que redunda directamente en los costos de la misma.

c) Maquinas de "2" direcciones.

En las operaciones aritméticas no siempre es necesario guardar el resultado en una localidad de memoria y preservar los operandos, por lo que se puede pensar en utilizar uno de ellos para---- guardar el resultado una vez que la operación se ha efectuado. Las consideraciones anteriores llevan a presentar un posible formato de instrucción en esta máquina, mostrado en la figura III.3

DIR.	DE LA	REG.
	INST. A	EN EL
EJEC	UTAR	PROC.

COD.	DIR.	TDIR.	SEG.
1	∤ P.	OP.	
OP.	OP.		

Palabra n de memoria

FIG. III.3

En este esquema se usará la dirección del segundo operando como la dirección del resultado una vez que la operación se haya efectuado, por lo que el segundo operando será destruído. Así pues la expresión A=(B*C)-(D*E) en FORTRAN, quedaría:

MUL B, C

MUL D, E

SUB E, C

ADD A, C

La eliminación del campo de dirección del resultado permite reducir la longitud de la palabra de memoria y los costos de la misma, lo que permite usar este esquema en máquinas medianas y chicas.

d) Máquinas de "l" dirección

Este esquema de direccionamiento permite eliminar de todas las instrucciones el campo de dirección de uno de los operando y sustituirlo por un registro dentro del procesador, el cual contendrá a uno
de los operandos. A este registro se le conoce como acumulador. El formato de instrucción para la máquina de 1 dirección se muestra en la figura III.4

Dir, de la sig. inst. a ej.	Reg. en el procesador	•	COD.	DIR. P. OPERANDO
Segundo Operando	Reg, en el procesador			

Lo anterior implica la creación de instrucciones que permitan cargar el acumulador con el segundo operando (LAC) y depositar el contenido del acumulador en memoria (DAC).

Es importante hacer notar que todas las operaciones se llevan a cabo implicitamente contra el acumulador y que este contendrá el resultado de la operación efectuada. La expresión A=(B*C)-(D*E) en FORTRAN, podría traducirse a:

LAC D

MUL E

DAC TI

LAC B

MUL C .

SUB T1

DAC A

Este esquema de direccionamiento ha sido ampliamente implementado en una gran mayoría de las minicomputadoras, como por ejemplo: PDP-8, -- PDP-15, IBM-1130, IBM-7090 y CDC 3600.

e) Máquinas de "0" direcciones

Este esquema de direccionamiento solo utiliza el campo de código de operación, por lo que es necesario contar con algún mecanismo que implícitamente permita conocer los operandos.

El mecanismo anterior se implementa usando una pila 6 stack, el cual se puede pensar como un conjunto de localidades contiguas de

memoria accesadas usando una disciplina UEPS (últimas entradas, primeras salidas). De lo anterior se concluye que en cada momento se tendrá disponible el elemento que se encuentre en el tope del stack.

El formato de instrucción para este esquema de direccionamiento se encuentra en la figura III.5





FIG. III.5

Es necesario contar con instrucciones que permitan meter elementos de memoria al stack (PUSH) y sacar elementos del stack a memoria-(POP).



En la fig. III.6 se ilustra el estado del stack después de cada una de las inst, anteriores.

Se puede concluir que el conjunto de instrucciones de la máquina no está formado solamente por instrucciones de cero direcciones ya que también se requieren instrucciones de una dirección para meter y sacar elementos al stack.

Se requiere un registro en el procesador que apunte al tope del stack y se elimine el acumulador ya que el resultado de las operaciones -también quedará en el stack.

2. - METODOS DE DIRECCIONAMIENTO

En las máquinas de una sola dirección el formato de las instrucciones que hace referencia a memoria consta de dos campos: el campo de código de operación y el campo de dirección del operando. Si su ponemos que el campo de dirección consta de n bits, entonces la máxima capacidad de memoria direccionable será 2ⁿ localidades. Lo anterior puede resultar bastante drástico en el caso de las minicomputadoras ya que por lo general tienen palabras de 12 ó 16 bits y si se asignan cuatro de ellos al campo de código de operación solo se pueden direccionar 2⁸ = 256 localidades de memoria en el caso de palabras de 12 bits ó 2¹² = 40% localidades de memoria en el caso de palabras de 16 bits, lo cual resulta insuficiente para la gran meyorfa de las aplicaciones.

Lo anterior ha ocasionado diferentes modos de direccionamiento, en los cuales el campo de dirección sirve para calcular la dirección efectiva del operando, logrando una mayor capacidad de memoria direccionable.

a) Inmediato

En este caso el operando puede estar contenido directamente en el campo de dirección ó en la localidad de memoria siguiente a la instrucción.

Será necesario dedicar un bit de la palabra para saber como se debe interpretar la instrucción.

b) Directo

Existe direccionamiento directo cuando el campo de dirección de la instrucción contiene la dirección del operando ó cuando éste campo combinado con algún registro ó palabra de memoria generan la dirección del operando.

b.1) Usando página cero

Uno de los esquemas más comunes de organización de me moria, divide ésta en n páginas de longitud fija, donde n dependerá del tamaño de la memoria y del tamaño de las páginas.

Las máquinas que usan estos esquemas generalmente usan la página cero con propósitos especiales, como son: manejo de interrupciones, traps, localidades autoincrementables, etc.

La forma de indicar si el contenido del campo de dirección se refiere a la página cero, es usando un bit para este propósito, p. ej. si este bit es cero el campo de dirección apunta a una localidad en la página cero.

b.2) Usando página actual

Si el bit de página está en uno, se asume que el campo de dirección apunta a una localidad en la página en la que se encuentra la instrucción. A esta página se le conoce como

página actual,

La dirección del operando se determina sumando los bits de orden superior del PC al campo de dirección de la instrucción.

b.3) Relativo al PC

En este modo de direccionamiento el contenido del campo de dirección de la instrucción, interpretado como un entero con signo, se suma al PC para obtener la dirección del operando.

b.4) Relativo a un registro indice

El contenido del campo de dirección de la instrucción, interpretado como un entero con signo, se suma al contenido de un registro índice para obtener la dirección del ope rando. En caso de existir más de un registro índice es preciso asignar los bits necesarios para su identificación.

c) Indirecto

En el direccionamiento indirecto el campo de dirección de la instrucción contiene un apuntador a la dirección del operando ó este campo combinado con algún registro ó palabra de memoria genera un apuntador a la dirección del operando.

Mediante un bit en la instrucción se puede saber si el direccionamiento usado es directo ó indirecto. c.1) Usando página cero

El campo de dirección de la instrucción apunta a una localidad en la página cero. A su vez ésta localidad contiene la dirección del operando.

c.2) U sando păgina actual

El campo de dirección de la instrucción apunta a una loca-lidad en la página actual. Esta localidad contiene la direc-ción del operando.

c.3) Relativo al PC

El contenido del campo de dirección de la instrucción, inter pretado como un entero con signo, se suma al PC para obtener la dirección del apuntador al operando.

c.4) El contenido del campo de dirección de la instrucción, interpretado como un entero con signo, se suma al contenido de un registro índice para obtener la dirección del apuntador al operando.

La combinación de todos los métodos de direccionamiento anteriores con registros de propósito general, permiten lograr modos de direccionamiento bastante poderosos. Cuando se usan los registros de propósito general, el campo de dirección de la instrucción específica que registro se usa y como se interpreta la información que contiene.

3. - DIRECCIONAMIENTO EN PDP-11

a) Con dos operandos

La computadora PDP-11 es una máquina de dos direcciones por lo que su formato de instrucción tiene campos para código de operación y operandos. Lo anterior se observa en la fig. III.7

15		8 6		
	Modo	Registro	Modo	Registro
Código op.	dir.	fuente	dir.	destino
		FIG. III.7	_	

Los bits 12-15 contienen el código de operación

Los bits 6-11 contienen la dir. fuente

Los bits 0-5 contienen la dir. destino

Las direcciones fuente y destino serán utilizadas para el cálculo de la dirección efectiva de los operandos, interpretando el modo y el registro usados.

La dirección fuente contiene dos subcampos de 3 bits cada uno, de esta forma es posible indicar cual de los ocho registros de propósito general será usado, así como la interpretación que se le dará de acuerdo a los ocho modos de direccionamiento.

El modo y registro en la dir destino se entienden en la misma forma que en la dir fuente. La dir destino también será usada para almacenar el resultado de la operación una vez que esta se baya efectuado.

b) En esta máquina existen instrucciones que solo requieren un operando en cuyo caso se utiliza un formato de instrucción con campos de código de operación y dirección destino, según se muestra en la fig. III. 8

FIG. III.8

La interprelación dada a la dirección fuente es la misma que en el caso de dos operandos.

Para poder ejemplificar los modos de direccionamiento se usará el siguiente conjunto de instrucciones; así mismo se asumirá que todos los números están en octal;

Mnemonico	Codigo Octal	<u>Descripción</u>
CLR	0050DD 1050DD	Limpia (pone a ceros el de <u>s</u> tino).
INC INCB	0052DD 1052DD	Incremento (suma uno al co <u>n</u> tenido del destino)
СОМ СОМВ	0051DD 1051DD	Complementa lógicamente el destino
ADD	06 \$\$ DD	Suma

c) Direccionamiento directo

Existen cuatro modos usados en direccionamiento directo, los cuales se explican a continuación:

c. 1) Registro

Forma general: OPR Rn

Descripción: El registro especificado contiene el operando requerido por la instrucción.

OPR representa un código de operación en forma general.

Modo: 0

Ejemplos: 1

c. 2) Autoincremento

Forma general: OPR (Rn)+

Descripción: El contenido del registro es incrementado después de ser usado como apuntador al operando. Si la instrucción es de palabra se autoincremente en dos y si es de byte en uno.

Modo: 2

Ejemplos: 2

c.3) Autodecremento

Forma general: OPR-(Rn)

Descripción: El contenido del registro es decrementado antes de ser usado como apuntador al operando. Si la instrucción es de palabra se autodecrementa en dos y si es de byte en uno.

Modo: 4

Ejemplos: 3

c.4) Indice

Forma general: OPR X(Rn)

Descripción: La suma de X y el contenido del registro se utiliza como la dirección del operando.

Modo: 6

Ejemplos: 4

d) Direccionamiento indirecto

Existen 4 modos de direccionar en forma indirecta, los cuales utilizan los modos básicos (direccionamiento directo) en forma diferida.

d. l) Registro diferido

Forma general: OPR @Rn

Descripción: El registro contiene la dirección del operando.

Modo: 1

Ejemplos: 5

d. 2) Autoincremento diferido

Forma general: OPR @(Rn)+

Descripción: El contenido del registro es incrementado después de ser usado como apuntador a la dirección del operando. -El autoincremento será en dos, tanto para instrucciones de byte como de palabra. Modo: 3

Ejemplos: 6

d. 3) Autodecremento diferido

Forma general: OPR @-(Rn)

Descripción: El contenido del registro es decrementado antes de ser usado como apuntador a la dirección del operando. El autodecremento será en dos, tanto para instrucciones de byte como de palabra.

Modo: 5

Ejemplos: 7

d. 4) Indice diferido

Forma general: OPR @X(Rn)

Descripción: La suma de X y el contenido del registro se utiliza como apuntador a la dirección del operando. La palabra de Indice X está almacenada en la localidad de memoria siguiente a la instrucción.

El valor de Rn y X no se modifica.

Modo: 7

Ejemplos: 8

e) Uso del PC en direccionamiento

El registro siete, tiene el propósito específico de servir como con tador de programa (PC), por lo cual cada vez que el procesador

usa el R7 para traer una palabra de memoria, el R7 se incrementa automáticamente en dos de tal forma que siempre apunta a la siguiente instrucción a ejecutar ó a la siguiente palabra de la instrucción que actualmente se está ejecutando.

Lo anterior permite usar el PC con propósitos de direccionamiento, permitiendo lograr ventajas cuando se utiliza con alguno de los modos 2,3,6 ó 7.

e.i) Inmediato

Forma general: OPR#n, DD

Descripción: El operando está en la localidad de memoria siguiente a la instrucción.

Modo: 2 usando R7

Ejemplos: 9

e, 2) Absoluto

Forma general: OPR @#A

Descripción: La localidad de memoria siguiente a la instrucción contiene la dirección absoluta del operando.

Modo: 3 usando R7

Ejemplos: 10

e.3) Relativo

Forma general: OPR A

Descripción: La localidad de memoria siguiente a la ins-trucción, sumada al PC proporcionan la dirección del operan-do.

Modo: 6 usando R7

Ejemplos: 11

e. 4) Relativo diferido

Forma general: OPR @A

Descripción: La localidad de memoria siguiente a la ins-trucción sumada al PC proporciona el apuntador a la dirección
del operando.

Modo: 7 usando R7

Ejemplos: 12

LUIS CORDERO BORBOA JULIO-79

```
1.1
                                    INC
                                             R0
005200
                           ISUMA UNO AL CONTENIDO DE RO.
                     Antes
                                                     Despues
                    001202/005200
                                                     001202/005200
                   _$0/000000
                                                     _$0/000001
                                                    _$7/001204
                   _$7/001202
                   _$5/000000
                                                     _$S/170020
1.2
105102
                                     COMB
                                              R2
                            COMPLEMENTO LOGICO DEL BYTE BAJO(BITS 0-7) EN R2.
                            ILAS INSTRUCÇIONES DE BYTE USADAS SOBRE LOS
                            FREGISTROS GENERALES SOLO OPERAN EN LOS BITS 0-7.
                     Antes

    Despues

                  001206/105102
_$2/103252
                                                        001204/105102
_$2/103125
                                                        _$7/001210
                  _$7/001206
                                                        _$S/170021
                  _$5/170020
1.3
060103
                                    ADD
                                             R1 - R3
                           SUMA EL CONTENIDO DE R1 AL CONTENIDO DE R3.
                                                               Depues
                          Antes
                   001204/060103
                                                        001204/060103
_$1/000005
                   _$3/000007
                                                        _$3/000014
                   _$7/001204
                                                        ..$7/001206
```

_\$5/170020

_\$S/170020

```
2.1
005024
```

CLR (R4)+

;USA EL CONTENIDO DE R4 COMO LA DIRECCION DEL ;OPERANDO, PONE A CEROS EL OPERANDO(PALABRA) E ;INCREMENTA EL CONTENIDO DE R4 EN DOS.

Antes

Despues

001310/005034	001210/005024
001210/005024 -\$4/000010	_\$4/000012
_000010/174216	_000010/00000
_\$7/001210	_\$7/001212
_ \$ \$/170021	_\$5/170024

2.2 105024

CLRB (R4)+

¡USA EL CONTENIDO DE R4 COMO LA DIRECCION DEL ¡OPERANDO, PONE A CEROS EL OPERANDO(BYTE) E ¡INCREMENTA EL CONTENIDO DE R4 EN UNO.

Antes

Despues

001212/105024 _\$4/00006	001212/105024 _\$4/00007
_000006/173215	_000006/173000
_\$7/001212	_\$7/001214
_\$\$/170024	_\$5/170024

2.3

060022

ADD RO, (R2)+

FEL CONTENIDO DE RO SERA SUMADO AL OPERANDO FCUYA DIRECCION ESTA CONTENIDA EN R2. DESPUES FSE INCREMENTA R2 EN DOS.

Antes

Despues

001214/060022 _\$0/00007	001214/060022 _\$0/00007
_\$2/000024	_\$2/000026
_000024/000007	_000024/000016
_\$7/001214	_\$7/001216
_\$S/170024	_#S/170020

INC -(R5)

FEL CONTENIDO DE R5 SE DECREMENTA EN DOS Y DESPUES SE USA COMO LA DIRECCION DEL OPERANDO. FEL OPERANDO(PALABRA) SE INCREMENTA EN UNO.

Antes

Despues

001216/005245 _\$5/000020	001216/005245 _\$5/00016
_000016/002222	_000016/002223
_\$7/001216	_\$7/001220
_\$5/170020	_\$\$/170020

3,2 105245

INCB ~(R5)

FEL CONTENIDO DE RS SE DECREMENTA EN UNO Y FDESPUES SE USA COMO LA DIRECCION DEL OPERANDO. FEL OPERANDO (BYTE) SE INCREMENTA EN UNO.

Antes

Despues

001220/105245 _\$5/000347	_001220 <u>/105245</u> _\$5/000346
_000346/043721	_000346/043722
_\$7/001220	_\$7/001222
_4S/170020	_\$\$/170030

3.3

ADD ~(R4),R1

FEL CONTENIDO DE R4 SE DECREMENTA EN DOS Y FDESPUES SE UTILIZA COMO LA DIRECCION DEL FOPERANDO QUE SERA SUMADO AL CONTENIDO DE R1.

Antes

Despues

001222/064401	. 001222/064401
\$1/000017	_\$1/000064
\$4/000032	_\$4/000030
-000030/000045	_000030/000045
\$5/170000	_\$7/001224
_\$S/170000	_\$\$/170020

CLR' 100(R3)

FSE PONE A CEROS LA LOCALIDAD(PALABRA)
FDIRECCIONADA POR LA SUMA DE 100 Y EL CONTENIDO
FDE R3. EL CONTENIDO DE R3 NO SE ALTERA.

Antes	Despues
001224/005043	001224/005063
_001226/000100 _\$3/000004	001226/000100 \$3/00004
_000104/177333	_000104/000000
_\$7/001224	_\$7/001230
_\$S/170020	_ \$ \$/170024

4,2 105164 000200

COMB 200(R4)

COMPLEMENTA LOGICAMENTE EL CONTENIDO DE LA FLOCALIDAD(BYTÉ) DIRECCIONADA POR LA SUMA DE F200 Y R4, EL CONTENIDO DE R4 NO SE ALTERA.

Antes:	Despues:
001230/105164	001230/105164
_001232/000200 _\$4/000002	_001232/000200
_000202/174562	_\$4/000002 _000202/174615
_17/001230	\$7/001234
_\$S/170000	_\$\$/170031

4.3. . 066360 000010 000020

ADD 10(R3),20(R0)

FSUMA EL CONTENIDO DE LA LOCALIDAD DIRECCIONADA FFOR LA SUMA DE 10 Y R3, AL CONTENIDO DE LA FLOCALIDAD DIRECCIONADO POR LA SUMA DE 20 Y R0.

Antes	Despues
001234/066360 _001236/00010	815388\\$55188_
_001240/000020	_001240/000020
_\$0/000030	_\$0/000030
_\$3/000050	_\$3/000050
_000050/000037 ,	_000050/000134
_000060/000075	_900060/000075
_\$7/001234	_\$7/001242
_\$S/170031	_\$S/170020

5.j 005011

CLR @R1

FEL CONTENIDO DE RI AFUNTA AL OPERANDO QUE FSERA PUESTO A CEROS.

Antes

Despues

001242/005011	
_000044/035240	
_\$7/001242	
_\$\$/170020	

001242/005011 _\$1/000044 _000044/000000 _\$7/001244 _\$5/170024

5.2

105212

INCB @R2

FEL CONTENIDO DE R2 APUNTA AL OPERANDO QUE FSERA INCREMENTADO EN UNO.

Antes

Despues

001244/105212 _\$2/000070	
_000070/000000	
_\$7/001244	
_\$5/170024	

001244/105212 _\$2/000070 _000070/000001 _\$7/001246 _\$S/170020

005234

INC @(R4)+

;EL CONTENIDO DE R4 AFUNTA A LA DIRECCION

;DEL OPERANDO QUE SERA INCREMENTADO EN UNO,

;DESPUES DE LO CUAL R4 SE INCREMENTA EN DOS.

Antes

Despues

001246/005234	
_000036/000054	
_000054/000007	
_\$7/001246	
_\$S/170020	

001246/005234 _\$4/000040 _000036/000054 _000054/000010 _\$7/001250 _\$5/170020

CON @-(R5)

FEL CONTENIDO DE R5 SE DECREMENTA EN DOS. FDESPUES DE LO CUAL APUNTA A LA DIRECCION : FDEL OPERANDO QUE SERA COMPLEMENTADO FLOGICAMENTE.

Antes

Despues

001250/005155 _\$5/000040 _000036/000020---_000020/000000 _\$7/001250 _\$5/170020 001250/005155 _\$5/000036 _000036/000020 _000020/177777 _\$7/001252 _\$\$/170031

8 047300 000200

ADD @200(R3),R0

LA SUMA DE 200 Y R3 DETERHINA EL APUNTADOR A LA DIRECCION DE LA LOCALIDAD DUE SERA SUMADA A RO.

Antes

Despues

_881257/867388
_\$0/000015
_\$3/000010
_000210/000012
_000012/000016
_\$7/001252
_\$S/170031

001252/047300 _001254/000200 _\$0/000033 _\$3/000010 _000210/000012 _000012/000016 _\$7/001256 _\$S/170020

012704 000010

MOV #10,R4

HUEVE A R4 EL NUMERO 10

Antes

Despues

 001256/012704
 001256/012704

 _001260/000010
 _001260/000010

 _\$4/000000
 _\$4/000010

 _\$7/001256
 _\$7/001262

 _\$\$/170000
 _\$\$/170020

J0 063701 000100

ADD @#100,R1

SUMA EL CONTENIDO DE LA LOCALIDAD 100 A R1.

Antes

Despue\$

001266/063701 _001270/000100 _\$1/00033 _000100/000073 _\$7/001266 _\$5/170000 _\$5/170000 001266/063701 _001270/00100 _\$1/000126 _\$7/001272 _\$5/170020

005267 000044

INC Z

FINCREMENTA EL CONTENIDO DE LA LOCALIDAD FSIMBOLICA Z EN UNO. EL CONTENIDO DE LA PALABRA FSIGUIENTE A LA INSTRUCCION SE SUMA AL PC PARA

Antes

Despues

001272/005267 _001274/000044 _001342/000000 _\$7/001272 _\$S/170020 001272/005267 _001274/000044 _001342/000001 _\$7/001276 _\$\$/170020

12 005077 000040

CLR **QZ**

FLA LOCALIDAD SIMBOLICA Z APUNTA A LA FDIRECCION DEL OPERANDO QUE SERA PUESTO A CEROSIFEL CONTENIDO DE LA PALABRA SIGUIENTE A LA FINSTRUCCION SE SUMA AL PC PARA OBTENER LA FDIRECCION DE Z.

Antes

Despues

001276/005077
-001342/000100
_000100/000073 _\$7/001276
-\$5/170020

001276/005077 -001300/000040 -001342/000100 -000100/000000 -\$7/001302 -\$S/170024

JULIO-79

•		
•		



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO IV: CONJUNTO DE INSTRUCCIONES

M. en C. MARCIAL PORTILLA R. JULIO-79

•

P D P - 11 04/34/45/55 PROCESSOR HANDBOOK

CHAPTER 4

INSTRUCTION SET

4.1 INTRODUCTION

The specification for each instruction includes the mnemonic, octal code, binary code, a diagram showing the format of the instruction, a symbolic notation describing its execution and the effect on the condition codes, a description, special comments, and examples.

MNEMONIC: This is indicated at the top corner of each page. When the word instruction has a byte equivalent, the byte mnemonic is also shown.

INSTRUCTION FORMAT: A diagram accompanying each instruction shows the octal op code, the binary op code, and bit assignments. (Note that in byte instructions the most algorithm bit (bit 15) is always a 1.)

SYMBOLS:

() = contents of

\$\$ or src = source address

DD or dat = destination address.

loc = location

becomes

† = "is popped from stack"

↓ == "is pushed onto stack"

A = boolean AND

v = boolean OR

→= exclusive OR

~ = boolean not

Reg or R = register


B = Byte

 $\mathbf{e}' = \begin{cases} 0 & \text{for word} \\ 1 & \text{for byte} \end{cases}$


4.2 INSTRUCTION FORMATS

The major instruction formats are:


Single Operand Group



Double Operand Group



Register-Source or Destination




Branch



Byte Instructions

The POP-11 processor includes a full complement of instructions that manipulate byte operands. Since all PDP-11 addressing is byte-oriented, byte manipulation addressing is straightforward. Byte instructions with autoincrement or autodecrement direct addressing cause the specified register to be modified by one to point to the next byte of data. Byte operations in register mode access the low-order byte of the specified register. These provisions enable the PDP-11 to perform as either a word or byte processor. The numbering scheme for word and byte addresses in core mamory is:



The most significant bit (Bit 15) of the instruction word is set to indicate a byte instruction.

Example:

Symbolic 5 control 10	Octal	•
CLR	0050DD	Clear Word
CLRB	1050DD	Clear Byte

NOTE

The term PC (Program Counter) in the Operation explanation of the instructions refers to the updated PC. Ŋ

Instructions are shown in the following sequence, Other instructions are found in Chapters 9, 11, and 12.

★─The SXT, XOR, MARK, SOB, and RTT instructions are implemented in the PDP-11/34, 11/45 and 11/55.

*--The SPL instruction is implemented only in the PDP-11/45 and PDP-11/55. The MFPS and MTPS instructions are implemented only in the PDP-11/34.

SINGLE OPERAND .

Mozmonic	Instruction	Op Code	Page
General			
- CLR(B)	clear destination	■050DD	4.6
COM(8)	complement dat	≈ 05100	4.7
INC(B)	increment dst	■052DO	4.8
DEC(8)	decrement dat	= 053DO	4.9
NEG(B)	negato dat	■05400	4-10
TST(B)	test dst	= 057DD	4-11
Shift & Rotale			
ASR(B)	anthmetic shift right	■ 062DD	4-13
ASL(B)	anthmetic shift left	■ 063DD	4-14
ROR(8)	rotate right	■ 060D0	4-15
ROL(B)	rotate left	■ 06100	4-16
	swap bytes	0003DD	4-17
Multiple Proci	sian .		V
ADC(8)	add carry	≠ 0550D	4-19
SBC(B)	subtract carry	■0560D	4-20
▲ SXT	sign extend	006700	4-21
MFPS	move byte from processor status	#106700	4.22
MTPS	move byte to processor status	■106455	4-23
DOUBLE OPE	RAND		
General			
- MOV(B)	move source to destination	#1SSDD	4-25
CMP(B)	compare src to dat	■25SDD	4-26
ADD	add are to dat	06\$\$DD	4-27
SUB	subtract src from dat	165SDD	4.28
Logical			
817(8)	bit test	■3 \$\$DD	4-30
BIC(B)	bit clear	■455DD	4-31
BIS(B)	bit set	■5SSDD	4-32
▲ XOR	exclusive OR	074RDD	4-33

PROGRAM CONTROL

Mnemonic	Instruction	Op Code or	
	,	Base Code	Page
Branch			
BR	branch (unconditional)	000400	4.35
' BNE	branch if not equal (to zero)	001000	4-36
BEO.	branch if equel (to zero)	001400	4-37
BPL.	branch if plus	100000	4-3B
IME	branch if minus	100400	4.39
BVC	branch if overflow is clear	102000	4.40
, BVS	branch if overflow is set	102400	4.41
BCC ·	branch if carry is clear	103000	4-42
BCS	branch if carry is set	103400	4-43
Signed Conditi	ional Branch		
BGE	branch if greater than or equal		
,	(to zero)	002000	4.45
BLT	branch if less than (zero)	002400	4.46
BGT	branch if greater than (2010)	003000	4.47
BLE	branch if Jess than or equal (to zero)	003400	4-48
Underset Con	ditional Branch		
ВНІ	branch if higher	101000	4.50
8105	branch if lower or same	101400	4.51
BH/S	branch if higher or same	103000	4.52
BLO	branch if lower	103400	4.53
Jump & Subro	•		
JMP	jump	000100	4.54
JŠR	jump to subroutine	004RDD	4-56
RTS	teturn from subroutine	00020R	4.58
A MARK	mark	006400	4.59
A SO8	subtract one and branch (if \approx 0)	077R00	4.61
* SPL	set priority level	00023N	4.62
		00023N	4.02
Trap & Intern			
EMT	emulator trap 104000	→104377	4-63
TRAP	trap		4.64
BPT	breakpoint trep	000003	4.65
IOT	input/output trap	000004	4.66
RTI	return from interrupt	000002	4-67
▲ RTT	return from Interrupt	000006	4.68
MISCELLANES	ous .		
HALT	helt	000000	4.72
WAIT	wait for interrupt	000001	4.73
RESET	reset external bus	000005	4-74
Condition Cod			
		000046	4
		000240	4.75
350, 361	, SEZ, SEN, SCC set	000260	4-75

CLR **CLRB**

clear destination 050DD 010

Operation:

(dst)=0

Condition Codes:

N cleared Z: set

V: cleared C: cleared

Description:

Word. Contents of specified destination are replaced with ze-

roes

Byte: Same -

Example:

CLR R1

Before (R1) = 177777(R1) = 0000000

> NZVC 1111


NZVC 0100

After

COM COMB

complement dat

●051DD



Operation:

 $(dst) = \sim (dst)$

Candition Codes:

N: set if most significant bit of result is set; cleared otherwise

Z; set if result is 0; cleared otherwise

V: cleared C: set

Description:

Replaces the contents of the destination address by their log-

ical complement (each bit equal to 0 is set and each bit equal

to 1 is cleared) Byte: Same

Example:

. COM RO

Before

After

(R0) = 013333

(R0) = 164444

NZVC

NZVC

0110

1001

INC -

increment dat

Operation: (dst) = (dst) + 1

Condition Codes: N: set if result is <0; cleared otherwise

Z: set if result is 0; cleared otherwise

V, set (F.(dst) hald D77777 (word) or 177 (byte)

C: not affected

Description:

Word: Add one to contents of destination

"Byte: Same

Example

INC RŹ

Before After (R2) = 000333 (R2) = 600334


NZVC -

. NZVC

DEC DECB



#053DD



Operation:

(dst)=(dst)-1

Condition Codes:

N: set if result is <0; cleared otherwise

Z: set if result is 0; cleared otherwise

V: set if (dsl) was 100000 (word) or 200 (byte)

Cleared otherwise

C: not affected

Descriptions

Word: Subtract 1 from the contents of the destination

Byte: Same

Exemple:

OEC R5

Refore After (R5) = 0000001 (R5) = 000000


NZVC 1000

NZVC 0100

ÇŢ

NEG NEGB

TST TSTB



Operation:

(dst) = -(dst)

Condition Codes:

N: set if the result is <0; cleared otherwise

Z: set if result is O; cleared otherwise

V. set if the result is 100000 (word) or 200 (byte)

cleared otherwise

C: cleared if the result is 0; set otherwise

Description:

Word: Replaces the contents of the destination address by its two's complement. Note that 100000 is replaced by itself (in two's complement notation the most negative number has

no positive counterpart).

Byte: Same


Example:

1 1

NEG RO

٠,

Sefore (R0) → 000010		After (RO) = 177770 *	
NZVC		NZ	۷C
. 0000		. 10	01



Operation:

(dst)-(dst)

Condition Codes:

1

des: N: set if the result is <0; cleared otherwise

Z; set if result is 0; cleared otherwise

V: cleared C: cleared

Description:

Word: Sets the condition codes N and Z according to the con-

tents of the destination address

Byte: Same

Example: .

TST RI

Before (R1) = 012340 After (R1) = 012340

NZYC 0011 N Z V C

on 0 0 1 1 0 0 1 0 0 0 0 0

Operation:

(ds))-(dst) ishifted one place to the right

Condition Codes:

N: set if the high-order bit of the result is set (result < 0):

cleared otherwise

Z: set if the result = 0; cleared otherwise V; loaded from the Exclusive OR of the N-bit and C-bit (as set by the completion of the shift operation)


C: loaded from low-order bit of the destination

Description:

Word: Shifts all bits of the destination right one place. Bit 15 his replicated. The Clori is loaded from bit 0 of the destination.

ASR performs signed division of the destination by two.

Word:



Byte



Shift

Scaling data by factors of two is accomplished by the shift instructions:

ASR - Anthonetic shift right

ASL - Arithmetic shift left


The sign bit (bit 15) of the operand is replicated in shifts to the right. The low order bit is filled with 0 in shifts to the left. Bits shifted out of the C bit, as shown in the following examples, are lost.

Rotates

The rotate instructions operate on the destination word and the C bit as though they formed a 17-bit "circular butter". These instructions facilitate sequential bit testing and detailed bit manipulation.

ASL ASLB

ROR RORB



Operation:

(dst)-(dst) shifted one place to the left

Condition Codes:

N; set if high-order bit of the result is set (result < 0); cleared

otherwise

Z: set if the result =0; cleared otherwise

V: loaded with the exclusive DR of the N bit and C-bit (as set


by the completion of the shift operation)


C: loaded with the high-order bit of the destination

Description:

Word: Shifts all bits of the destination left one place. Bit 0 is loaded with an 0. The C bit of the status word is loaded from the most significant bit of the destination. ASL performs a signed multiplication of the destination by 2 with overflow indication.

Word:





Condition Codes:

N: set if the high-order bit of the result is set (result < 0):

cleared otherwise

Z: set if all bits of result = 0; cleared otherwise

V: loaded with the Exclusive OR of the N-bit and C bit (as set

by the completion of the rotate operation).

C: loaded with the low-order bit of the destination.

Description:

Rotates all bits of the destination right one place. Bit 0 is loaded into the C-bit and the previous contents of the C-bit

are loaded into bit 15 of the destination.

Byte: Same


Example:

Word:



œ

ROLB



Condition Codes:

N; set if the high-order bit of the destination is set

(result < 0); cleared otherwise

Z; set if all bits of the destination = 0; cleared otherwise V: loaded with the Exclusive OR of the N-bit and C-bit (85 54).

by the completion of the rotate operation)

C: loaded with the high-order bit of the destination


Description:

Word; Rotate all bits of the destination left one place. Bit 15 is loaded into the C-bit of the status word and the previous contents of the C-bit are loaded into Bit 0 of the destination.


Byte: Same

Example:


Word:



Bytes:



SWAB



Operation: Byte 1/B

Byte 1/Byte 0 -- 8yte 0/Byte 1

Condition Codes:

N; set if high-order bit of low-order byte (bit 7) of result is set;

cleared of herwise

Z; set if low-order byte of result = 0; cleared otherwise

V: cleared C: cleared

Description:

Exchanges high-order byte and low order byte of the destina-

tion word (destination must be a word address).

Example:

SWAB RL

Before (RL) = 077777

After (RL) = 177577

NZVC


NZVÇ

0000

Multiple Precision

It is sometimes necessary to do arithmetic on operands considered as multiple words or bytes. The PDP-11 makes special provision for such operations with the instructions ADC (Add Carry) and SBC (Subtract Carry) and their byte equivalents.

For example two 16-bit words may be combined into a 32-bit double precision word and added or subtracted as shown below:



Example:

The addition of -1 and -1 could be performed as follows:

$$\{R1\} = 177777 \quad (R2) = 177777 \quad (R3) = 177777 \quad (R4) = 177777$$

ADD R1,R2

ADC R3


ADD R4,R3

- 1. After (R1) and (R2) are added, 1 is loaded into the C bit
- 2. ADC instruction adds C bit to (R3); (R3) = 0
- 3. (R3) and (R4) are added
- 4. Result is 37777777776 or -2

ADCB.

add carry

●0550D



Operation:

(dst)=(dst)+(C)

Condition Codes:

CONTRACT

N. set if result <0; cleared otherwise

Z: set if result =0; cleared otherwise

V: set if (dst) was 077777 (word) or 200 (byte)

and (C) was 1; cleared otherwise

C: set if (dst) was 177777 (word) or 377 (byte)

and (C) was 1; deered otherwise

Overrietian:

Adds the contents of the C-bit into the destination. This per-

mits the carry from the addition of the low-order words to be

carried into the high-order result. Byte: Same

Example:

Double precision addition may be done with the following in-

struction sequence.

ADD AO.BO


; add low-order parts

ADC B1

; add carry into high-order

ADD A1.81

; add high order parts



Operation:

(dst) - D if N bit is clear

(dat) -- I N bit is set

Condition Codes:

N: unaffected

2: set if N bit clear

V: cleared

C: unaffected

Ouncription:

If the condition code bit N is set then a -1 is placed in the destination operand; if N bit is clear, then a 0 is placed in the destination operand. This instruction is particularly useful in multiple precision arithmetic because it permits the sign to -

be extended through multiple words.

eubtract carry =05600

Operation:

(dsl)-(dsl)-(C)

Condition Codes:

N: set if result 0; cleared otherwise

Z: set if result 0; cleared otherwise

V: set if (dst) was 100000 (word) or 200 (byte)

cleared otherwise

C: set if (dst) was 0 and C was 1; cleared otherwise.

Description:

Word: Subtracts the contents of the C-bit from the destination. This permits the carry from the subtraction of two loworder words to be subtracted from the high order part of the

result. Byte: Same

Expression

Double precision subtraction is done by:

\$UB A0.80 \$8C B1 \$UB A1.81 move byte from processor status word

106700

1 0 0 1) 5 1 1 1 4 4 4 4 4

Operation:

(äst) ← PS <0:7> dst lower B bits

Condition Code

Bits:

N = set if PS bit T = 1; cleared otherwise

Z = set if PS <0.7> = 0; cleared otherwise

V = cleared C = not affected

Description: -1

The 8 bit contents of the PS are moved to the effective destination. If destination is made 0, PS bit 7 is "sign extended through the upper byte of the register. The destination operand address is treated as a byte

many manage, the be subtracted from the high order date of the


Example:

• ; •

MEPS RO TO THE THE PLANT OF THE PARTY OF THE

The Court of the C

Obmerco. Same(C) --(C)



Appeared touch

*03600

580 580£ move byte to processor status word-

106455

(0 0 F J 1 F 3 0 B 4 4 1 4 1 1

Operation:

MTPS

P\$ <0:7> + (5RC)

Condition Codes: Set according to effective SRC operand bits 0-3.

Description:


The 8 bits of the effective operand replaces the current contents of the PS <0:7>. The source operand address is treated as a byte address.

(e) s (t + t to). Note that the T bit-(PS.bit 4) cannot be set with this, the bit the C or Instruction. The SRC operand remains unchanged. This Instruction can be used to change the priority bits (PS <5:7>) In the PS.

COOKS TO I A SET THE THE SET OF SET O

U144

gid bal. Bir in bjefft.



rds execq

UC#360


0014 - m- 62 /11/37 11/42 4-4 11/20

s H

MOV MOVR

move source to destination

LSSOD



Operation:

(dsl)-(src)

Condition Codes:

N: set if (src) <0; cleared

Z. set if (src) = 0; cleared PROPERTY SAME OF

V: cleared C: not affected

Description:

Word. Moves the source operand to the destination location. The previous contents of the destination are lost. The con-

ients of the source address are not affected

Byte: Same as MOV. The MOVB to a register (unique among byte instructions) extends the most significant bit of the low order byte (sign extension). Otherwise MOVB operates on

bytes exactly as MOV operates on words.

Example:

MOV XXX.R1

; loads Register 1 with the contents of memory location; XXX represents a programmer-de-

fined mnemonic used to represent a memory location

MOV # 20,R0 ; loads the number 20 into Register 0: "#"indicates that the value 20 is the operand

MOV @ # 20.-(R6) ; pushes the operand contained in location 20 onto the stack

MOV (R6) + .@ # 177566 ; pops the operand off the stack and moves it into memory location 177566 (terminal print

buffer)

MOY RIRS

: performs en inter

register transfer

MOVB @#177562,@#177566 : moves a character from terminal keyboard buffer to terminal printer buffer

Double operand instructions provide an instruction (and time) saving facility since they eliminate the need for "load"and "save" sequences such as those

4.5 DOUBLE OPERAND INSTRUCTIONS

used in accumulator-priented machines.

·1 .

CMP CMPB

compare arc to dat

■25500



Operation:

(src)-(dst)

Condition Codes:

N. set if result <0; cleared otherwise.
2: set if result =0; cleared otherwise.

V; set if there was anthrhetic overflow; that is, operands were of opposite signs, and the sign of the destination was the

same as the sign of the result, cleared otherwise


C: cleared if there was a carry from the most significant bit of

the result; set otherwise

Description:

Compares the source and destination operands and sets the condition codes, which may then be used for antihmetic and logical conditional branches. Both operands are unaffected. The only action is to set the condition codes. The compare is customarily followed by a conditional branch instruction. Note that unlike the subtract instruction the order of operation is (src)-(dst), not (dst)-(src).

ADD



Operation:

(dst)=(src)+(dst)

Condition Codes:

Ni set if result <0: cleared otherwise

Z, set if result - 0; cleared otherwise

V, set if there was arithmetic overflow as a result of the operation; that is both operands were of the same sign and the result was of the opposite sign; cleared otherwise.

C: set if there was a carry from the most significant bit of the

result; cleared otherwise

Description:

Adds the source operand to the destination operand and stores the result at the destination address. The original contents of the destination are lost. The contents of the source are not affected. Two's complement addition is performed.

Ezamoles:

Add to register:

ADO 20.R0

Add to memory:

ADD RIXXX

Add register to register:

DO R1.92

Add memory to memory:

AD0@ # 17750.XXX

XXX is a programmer-defined innermonic for a memory local 1 from

subtract src from dst

16SSDD



Operation:

(dst)=(dst)-(src)

Condition Codes:

N. set if result <0; cleared otherwise.

Z: set if result =0; cleared otherwise.

Y: set if there was arithmetic overflow as a result of the operation, that is if operands were of opposite signs and the sign of the source was the same as the sign of the result; cleared otherwise.

 C: cleared if there was a corry from the most significant bit of the result; set otherwise

Description:

Subtracts the source operand from the destination operand and leaves the result at the destination address. The original contents of the destination are lost. The contents of the source are not affected. In double-precision anti-metic the C-bit, when set, indicates a "borrow".

Europe

SUB R1.R2

Before	After
(RI) = 011111	(A1) - 011111
(R2) = 012345	(R2) = 001234

NZVC NZVC

Logical

rj.

These instructions have the same format as the double operand anthmetic group. They permit operations on date at the bit level.

BIT **BITB**

35500 bit test

(sec) A (dst)

Condition Codes:

N. set if high-order bit of result set; cleared otherwise

Z: set if result =0; cleared otherwise

V: cleared

C: not affected

Description:

Performs logical "and"comparison of the source and destination operands and modifies condition codes accordingly. Neither the source nor destination operands are affected. The BIT instruction may be used to test whether any of the corresponding bits that are set in the destination are also set in the source or whether all corresponding bits set in the destination are clear in the source.

No. 5, 1996.

30.R3

; test bits 3 and 4 of R3 to see

if both ere off

(30).=0 000 000 000 011 000

BIC BICB

bit clear

4SSDD



Operation:

(dst) = -(src) A(dst)

Condition Codes:

N: set if high order bit of result set; cleared otherwise

Z: set if result = 0; cleared otherwise

V: cleared

C: not affected

Description:

Clears each bit in the destination that corresponds to a set bil in the source. The original contents of the destination are

lost. The contents of the source are unaffected.

Example

BIC R3.R4

Before (R3) = 001234

After

(R3) = 001234

(R4) = 00[111]

(R4) = 000101

NZVC 1111

NZVC 1000

Before:

(R3)=0 000 001 010 011 100

(R4)=0 000 001 001 001 001

After:

(R4)=0 000 000 001 000 001

BIS BISB

bit set =5SSDD

Operation:

(dst)=(wc) v (dst)

Condition Codes:

N. set if high-order bit of result set, cleared otherwise.

Z: set if result = 0, cleared otherwise

V. cleared

C: not affected.

Description:

Performs "Inclusive OR operation between the source and destination operands and leaves the result at the destination address; that is, corresponding bits set in the source are set in the destination. The contents of the destination are lost.

Example:

BIS RO.R1

Before After (R0) = 001234 (R0) = 001234 (R1) = 001111 (R1) = 001335

NZVC DDGG N Z V C

Before:

(RO)=0 000 001 010 011 100


(R1)=0 000 001 001 001 001

After:

(#1)±0 000 001 011 011 101

XOR

Used in the PDP-11/34, 11/45 and 11/55



Operation:

(dat) =Rv(dat)

Condition Codes:

N set if the result <0, cleared otherwise

2 set if result = 0, cleared otherwise

V. cleared

C unaffected

. Description:

The exclusive OR of the register and destination operand is stored in the destination address. Contents of register are

unaffected. Assembler format is: XDR R.O.

•

Example

XOR RO.R2

8efore After (R0) = 001234 (R0) = 001234 (R2) = 001111 (R2) = 000325

Before:

(RO)=0 000 001 010 011 100

(R2)=0 000 001 001 001 001

After:

(R2)=0 000 000 011 010 101

4.6 PROGRAM CONTROL INSTRUCTIONS

The instruction causes a branch to a location defined by the sum of the offset (multiplied by 2) and the current contents of the Program Counter if:

- a) the branch instruction is unconditional
- b) it is conditional and the conditions are met after testing the condition codes (status word)

The offset is the number of words from the current contents of the PC, Note that the current contents of the PC point to the word following the branch instruction.


Although the PC expresses a byte address, the offset is expressed in words. The offset is automatically multiplied by two to express bytes before it is added to the PC. Bit 7 is the sign of the offset, it it is set, the offset is negative and the branch is done in the backward direction. Similarly it it is not set, the offset is positive and the branch is done in the forward direction.

The 8 bit offset allows branching in the backward direction by 200, words (400, bytes) from the current PC, and in the forward direction by 177, words (376, bytes) from the current PC

The PDP-11 assembler handles address arithmetic for the user and computes and assembles the proper offset field for branch instructions in the form:

Bea loc

Where "Bxx" is the branch instruction and "loc" is the address to which the branch is to be made. The assembler gives an error indication in the instruction of the permissable branch range is exceeded. Branch instructions have no effect on condition codes.



Operation:

PC = PC + (2 x offset)

Description:

Provides a way of transferring program control within a range of -128 to +127 words with a one word instruction.

New PC address = updated PC + (2 X offset)


Updated PC = address of branch instruction + 2 . . .

Example: With the Branch instruction at location 500, the following offsets apply.

New PC Address	Offset Code	Offset (decime!)
474	375	_3
476	376	_2
500	377	. _ ī
502	. 000	ō
504	001	+1
506	002	+2

branch if not equal (to zero)

001000 Plus offset



Operation:

 $PC \rightarrow PC + (2 \times othsel) if Z = 0$

Condition Codes:

Unuffected

Description:

Tests the state of the Z bit and causes a branch if the Z bit is clear. BNE is the complementary operation to BEQ. It is used to test inequality following a CMP, to test that some bits set in the destination were also in the source, following a BiT, and generally, to test that the result of the previous operations.

ation was not zero.

Example:

CMP A.B.

; compare A and B

BNE C

; branch if they are not equal

will branch to C if A ≠ B

and the sequence

ADD A.B

: add A to B

BNE C


; Branch if the result is not

equal to 0

will branch to C if A + B ≠ 0



001400 Plus offset



Operation:

PC + PC + (2 x offset) if Z =

Condition Codes:

Unaffected .

Description:

Tests the state of the 2-bit and causes a branch if 2 is set. As an example, it is used to test equality following a CMP operation, to test that no bits set in the destination were also set in the source following a BiT operation, and generally, to test that the result of the previous operation was zero.

Example:

CMP A.B BEO C

: compare A and B : branch if they are equal

will branch to Cit A = 8


 $(A - B \rightarrow 0)$.

and the sequence

ADO AB BEO C ; add A to B

: branch if the result =0

will branch to C if A + B = 0.



Operation:


PC + PC + (2 + offset) if N=0

Description:

Tests the state of the N-bit and causes a branch if N is-

clear, (positive result).

a the same of a property region and the first and the second



PC = PC + (2 x offset) if N = 1

Condition Codes:


Unaffected

Description:

Tests the state of the N-bit and causes a branch if N is set. It is used to test the sign (most significant bit) of the result of the previous operation), branching if negstive.

branch if overflow is clear

102000 Plus offset



Operation:

Description:


Tests the state of the V bit and causes a branch if the V bit is clear. BVC is complementary operation to BVS.

branch if overflow is set 102400 Plus offset

Operation:

Description:

Tests the state of V bit (overflow) and causes a branch if the V bit is, set. BVS is used to detect arithmetic overflow in the previous operation.



Operation:

PC = PC+ + (2 x offset) if C=0

Description:

Tests the state of the C-bit and causes a branch if C is clear. BCC is the complementary operation to BCS



Operation:

PC - PC + (2 x o(set) if C = 1

Description:

Tests the state of the C-bit and causes a branch if C is set. It is used to test for a carry in the result of a previous oper-

Signed Conditional Branches

Particular combinations of the condition code bits are tested with the signed conditional branches. These instructions are used to test the results of instructions in which the operands were considered as signed (two's complement) values.

Note that the sense of signed comparisons differs from that of unsigned comparisons in that in signed 16 bit, bird's complement arithmetic the sequence of values is as follows.

largest 077777 077776 positive

negative

100001

smallest 100000


whereas in unsigned 16-bit arithmetic the sequence is considered to be

highest 177777

. 000002 000001

lowest 000000

BGE




Opwation:

PC + PC + (2 r offset) if N + V = 0

Description:

Causes a branch if N and V are either both clear or both set. BGE is the complementary operation to BLT. Thus BGE will always cause a branch when it follows an operation that caused addition of two positive numbers, BGE will also cause a branch on a zero result.

2




Operation:

PC + PC + (2 x offset) if N + V + t

Description:

Causes a branch if the "Exclusive Or" of the N and V bits are 1. Thus BLT will always branch following an operation that added two negative numbers, even if overflow occurred. In particular, BLT will always cause a branch if it follows a CMP instruction operating on a negative source and a positive destination (even if overflow occurred). Further, BLT will never cause a branch when it follows a CMP instruction operating on a positive source and negative destination. BLT will not cause a branch if the result of the previous operation was zero (without overflow).



Operation:

 $PC = PC + (2 \times offset)$ if $2 \times (N \times V) = 0$

Description:

Operation of BGT is similar to BGE, except BGT will not cause

a branch on a zero result

and the second of the second product of the second consistency of the

BLE

branch if less than or equal (to zero)

003400 Plus offset




Operation:

 $PC \rightarrow PC + (2 \times offset) \text{ if } 2 \times (N \times V) = 1$

Description:

Operation is similar to BLT but in addition will cause a branch if the result of the previous operation was zero. Unsigned Conditional Branches

The Unsigned Conditional Branches provide a means for testing the result of comparison operations in which the operands are considered as unsigned values.




Operation:

.PC = PC + (2 x offset) if C=0 and Z=0

Description:

Causes a branch if the previous operation caused neither a carry nor a zero result. This will happen in companison (CMP) operations as long as the source has a higher unsigned value than the destination.



Operation:

PC = PC + (2 x offset) if C v Z = 1

. Description:

Causes a branch if the previous operation caused either a carry or a zero result. BLOS is the complementary operation to BHI. The branch will occur in comparison operations as long as the source is equal to, or has a lower unsigned value than the destination.

BHIS

branch if higher or same 103000 Plus offset

Operation:


PC + PC + (2 x offset) if C = 0

Description:

BHIS is the same instruction as BCC. This immemoria is in-

cluded only for convenience

BLO



Operation:

PC + PC + (2 x offset) if C = 1

Description:

BLO is same instruction as BCS. This mnemonic is included

only for convenience.

JMP

jump 000100

Operation:

PC-e(dsl)

Condition Codes:

not affected


Description:

JMP provides more flexible program branching than provided with the branch instructions. Control may be transferred to any location in memory (no range limitation) and can be accomplished with the full flexibility of the addressing modes, with the exception of register mode 0. Execution of a jump with mode 0 will cause an "illegal instruction" condition. (Program control cannot be transferred to a register.) Register deterred mode is legal and will cause program control to be transferred to the address held in the specified register. Note that instructions are word data and must therefore be fetched from an even-numbered address. A "boundary error" rap condition will result when the processor attempts to fetch an instruction from an odd address."

Deterred index mode JMP instructions permit transfer of control to the address contained in a selectable element of a table of dispatch vectors.

Subroutine Instructions

The subroutine call in the PDP-11 provides for automatic nesting of subroutines, reentrancy, and multiple entry points. Subroutines may call other subroutines (or indeed themselves) to any level of nesting without making special provision for storage or return addresses at each level of subroutine call. The subroutine calling mechanism does not modify any fixed location in memory, thus providing for reentrancy. This allows one copy of a subroutine to be shared among several interrupting processes. For more detailed description of subroutine programming see Chapter 5.



Operation:

t (SP)+reg

(push regiontents onto processor stack)

res-4PC

(PC holds location following JSR; this address

now out in reg)

PC+(dst) (PC now points to subroutine destination)

Description:

In execution of the JSR, the old contents of the specified register (the "LINKAGE POINTER") are automatically pushed onto the processor stack and new linkage information placed in the register. Thus subroutines nested within subroutines to any depth may all be called with the same linkage register. There is no need either to plan the maximum depth at which any particular subroutine will be called or to include instructions in each routine to save and restore the linkage pointer, further, since all linkages are saved in a reentrant manner on the processor stack execution of a subroutine may be interrupted, the same subroutine reentered and executed by an interrupt service routine. Execution of the linkage subroutine can then be resumed when other requests are satisfied. This process (called nesting) can proceed to any level.


A subroutine called with a JSR regidst instruction can access the arguments tollowing the call with either autoincrement addressing, (reg) + , (d arguments are accessed sequentially) or by indexed addressing, X(reg), (if accessed in random order). These addressing modes may also be deterred.

(**Q(reg)* + and **Q(X(reg)* if the parameters are operand addresses rather than the operands themselves.

JSR PC, dst is a special case of the PDP-11 subroutine call suitable for subroutine calls that transmit parameters through the general registers. The SP and the PC are the only registers that may be modified by this call.


Another special case of the JSR instruction is JSR PC, @(SP) + which exchanges the top element of the processor stack and the contents of the program counter. Use of this instruction allows two routines to swap program control and resume operation when recalled where they left off. Such routines are called "co-routines."

Return from a subroutine is done by the RTS instruction. RTS reg loads the contents of reg into the PC and pops the log element of the processor stack into the specified register.



return from subroutine

00020R



Operation:

PC-sreg 100-4 (SP) 4

Description:

Loads contents of reg into PC and pops the top element of


the processor stack into the specified register,


Return from a non-reentrant subroutine is typically made through the same register that was used in its call. Thus, a subroutine called with a JSR PC, dst exits with a RTS PC and a subroutine called with a JSR R5, dst, may pick up parameters with addressing modes (R5) +. X(R5), or @X(R5)

and lenath exits with an RTS R5


Example:

RTS R5





Used in the PDP-11/34, 11/45 and 11/55



Operation:

SP-PC + 2nn

an = number of parameters

PC +R5

R54(SP) &

Condition Codes:

ď.

unuffected

Description:

Used as part of the standard PDP-11 subroutine return convention. MARK facilitates the stack clean up procedures in-

volved in subroutine exit. Assembler format is: MARK N

Example:

MOV R5,-(SP) .

place old R5 on stack

MOV P1.-(SP) MOV P2.-(SP) place N parameters on the stack to be

jused there by the

:subroutine

MOV PN.-(SP)

PC.SUB

colaces the instruction


MARKN.-(SP)

MOV SP .R5 MARK N on the stack

set up address at Mark N instruction

jump to subroutine

At this point the stack is as follows:



execution of the subroutine it self

RTS R5

(the reform begins) this causes.

the contents of R5 to be placed in the PC which then results. in the execution of the instruction MARK N. The contents of old PC are placed in R5.


MARK Nicauses (1) the stack pointer to be adjusted to point to the old R5 value; (2) the value now in R5 (the old PC) to be placed in the PC, and (3) contents of the the old R5 to be peoped into R5 thus completing the return from subroutine

S_OB

Used in the PDP-11/34, 11/45 and 11/55

subtract one and brench (if \neq 0)

077R00 Plus offset



Operation:

Re R =1 if this result = 0 then PC = PC =(2 = offset)

Condition Codes:


wreffected

Description:

The register is decremented, if it is not equal to 0, hence the offset is subtracted from the PC (now pointing to the following word). The offset is interpreted as a sixbit positive number. This instruction provides a fast, efficient method of loop control. Assembler syntax is:

Where A is the address to which transfer is to be made if the decremented R is not equal to 0. Note that the SOB instruction can not be used to transfer control in the lorward direction.

Used in the PDP-11/45 and 11/55



Operation:

P5 (bits 7-5) \leftarrow Priority (priority \Rightarrow n n n)

Condition Codes:

not affected

Description

The least significant three bits of the instruction are loaded into the Program Status Word (PS) bits 7-5 thus causing a changed priority. The old priority

is lost.


Assembler syntax is: SPL N

Note: This instruction is a no op in User and

Supervisor modes.

Traps

Trap instructions provide for calls to emulators, I/O monitors, debugging packages, and user-defined interpreters. A frap is effectively an interrupt generated by software. When a trap occurs the contents of the current Program Counter (PC) and Program Status Word (PS) are pushed onto the processor stack and replaced by the contents of a two-word frap vector containing a new PC and new PS. The return sequence from a trap involves executing an RTI or RTI instruction which restores the old PC and old PS by popping, them from the stack. Trap vectors are located at permanently assigned fixed addresses.



Operation:

*(SP)=PS *(SP)=PC PC=(30) PS=(32)

4

Condition Codes:

N: loaded from trap vector

Z: loaded from trap vector


V: loaded from trap vector

C: loaded from trap vector

Description:

All operation codes from 104000 to 104377 are EMT instructions and may be used to transmit information to the emulating routine (e.g., function to be performed). The trap vector for EMT is at address 30. The new PC is taken from the word at address 30; the new central processor status (PS) is taken from the word at address 32.

Caution: EMT is used frequently by DEC system software and is therefore not recommended for general use.



104400—104777

Operation:

†(SP)⇒PS †(SP)→PC

PC+(34) PS+(36)

Condition Codes:

N; loaded from trap vector

Z: loaded from trap vector V: loaded from trap vector C: loaded from trap vector

Description:

Operation codes (ron), 104400 to 104777 are TRAP instructions, TRAPs and EMTs are identical in operation, except

that the trap vector for TRAP is at address 34.

Note: Since OEC software makes frequent use of EMT, the

TRAP instruction is recommended for general use.

000003

Operation;

+(SP)+PS +(SP)+PC

PC + (14)

PS = (16)

Condition Codes: Nº loaded from trap vector

2: loaded from trap vector

V: loaded from trap vector

C: loaded from trap vector

Description:

Performs a trap sequence with a trap vector address of 14

Used to call debugging aids. The user is cautioned against employing code 000003 in programs run under these de-

bugging aids

(no information is transmitted in the low byte.)

input/output trap

000004



Operation: .

▼(SP)⇔PS e(SP)→ PC PC+(20) PS-4(22)

Condition Codes:

Niloaded from trap vector Z:loaded from trap vector. Viloaded from trap vector C:toaded from trap vector.

Description:


Performs a trao sequence with a trap vector address of 20. Used to call the I/O Executive routine IOX in the paper tape. software system, and for error reporting in the Disk Oper-

ating System.

(no information is transmitted in the low byte).

return from interrupt

000002



Operation;

PC+(SPH PS+(SP)4

Condition Codes:

N: loaded from processor stack 2: loaded from processor stack V. loaded from processor stack C: loaded from processor stack

Description:

. Used to exil from an interrupt or TRAP service routine. The


PC and PS are restored (popped) from the processor stack

RTT

Used in the PDP-11/34, 11/45 and 11/55

return from interrupt

000006



Operation:

PC=(SP) 4 PS=(SP) 4

Condition Codes:

N. spaded from processor stack 2; loaded from processor stack V, loaded from processor stack C: loaded from processor stack

Description:

This is the same as the RTI instruction except that it inhibits a trace trap, while RTI permits a trace trap. If a trace trap is pending, the first instruction after the RTI will be elecuted prior to the next "T"trap. In the case of the RTI instruction, the "T" trap will occur immediately after the RTI.

Reserved Instruction Traps - These are caused by attempts to execute instruction codes reserver for future processor expansion (reserved instructions) or instructions with illegal addressing modes (illegal instructions). Order codes not corresponding to any of the instructions described are considered in be reserved in structions. JMP and JSR with register mode destinations are alegal instructions. Reserved and illegal instruction traps occur as described under EMT, but trap through vectors at addresses 10 and 4 respectively.

Stack Overflow Trap
Bus Error Traps are:

- 1. Boundary Errors attempts to reference instructions or word operands at odd addresses.
- 2. Time-Out Errors attempts to reference addresses on the bus that made no response within a certain length of time. In general, these are caused by attempts to reference non-existent memory, and attempts to reference non-existent peripheral devices.

Bus error traps cause processor traps through the trap vector address 4

Trace Trap. Trace Trap enables bit 4 of the PS and causes processor traps at the end of instruction executions. The instruction that is executed after the instruction that set the T-bit will proceed to completion and then cause a processor trap through the trap vector at address 14. Note that the trace trap is a system debugging aid and is transparent to the general programmer.

The following are special cases and are detailed in subsequent paragraphs

- I. The traced instruction cleared the T-bit.
- 2. The traced instruction set the T-bit.
- 3. The traced instruction caused an instruction trap.
- 4 The traced instruction caused a bus error frag.
- The traced instruction caused a stack overflow trap.
- The process was interrupton between the time the T-bit was set and the fetching of the instruction that was to be traced.
- 7. The traced instruction was 6 WAIT.
- 8. The traced instruction was a HALT.
- 9. The traced instruction was a Return from Trap

Note: The traced instruction is the instruction after the one that sets the T-bit

An instruction that cleared the T-bit - Upon fetching the traced instruction an internal flag, the trace hag, was set. The trap will still occur at the end of execution of this instruction. The stacked status word, however, will have a clear T-bit.

An instruction that set the T-bit - Since the T-bit was aiready set, setting it again has no effect. The trap will occur.

An instruction that caused an Instruction Trap. The instruction trap is spring and the entire routine for the service trap is executed. If the service routine exits with an RTI or in any other way restores the stacked status word, the Y-bit is set again, the instruction following the traced instruction is executed and, unless it is one of the special cases noted above, a trace trap occurs.

An instruction that caused a Bus-Error Trap. This is treated as an Instruction Trap. The only difference is that the error service is not as likely to exit with an RTI, so that the trace trap may not occur.

An instruction that caused a stack overflow. The instruction completes execution as usual—the Stack Overflow does not cause a trap. The Trace Trap Vector is loaded into the PC and PS, and the old PC and PS are pushed onto the stack. Stack Overflow occurs again, and this time the trap is made.

An interrupt between setting of the T-bit and fetch of the traced intruction. The entire interrupt service routine is executed and then the T-bit is set again by the exiting RTI. The traced instruction is executed (if there have been no other interrupts) and, unless it is a special case noted above, causes a trace trap.

Note that interrupts may be acknowledged immediately after the loading of the new PC and PS at the trap vector location. To lock out all interrupts, the PS at the trap vector should raise the processor priority to level 7.

A WAIT. The trap occurs immediately.

A HALT. The processor halts. When the continue key on the console is pressed, the instruction following the HALT is fetched and executed. Unless it is one of the exceptions noted above, the trap occurs immediately following execution.

A Return from Trap. The return from trap instruction either clears or sets? the T-bit. It inhibits the trace trap, if the T-bit was set and RTT is the traced instruction the trap is delayed until completion of the next instruction.

Power Failure Trap. is a standard PDP-1) feature. Trap occurs whenever the AC power drops below 95 volts or outside 47 to 63 Hertz. Two milliseconds are then allowed for power down processing. Trap vector for power failure is at locations 24 and 26.

Trap priorities. In case multiple processor trap conditions occur simul-taneously the following order of priorities is observed (from high to low):

11/04

- 1. Odd Address
- 2. Timeout
- 3. Trap Instructions
- 4. Trace Trap
- 5. Power Feiture

11/34

- 1. Odd Address
- 2. Memory Management Violation
- 3. Timeout '
- 4. Parity Error
- 5. Trap Instruction
- 6. Trace Trace
- 7. Stack Overflow
- 8. Power Fail
- 9. interrupt
- 10. HALT from Console

11/45, 11/55


- 1. Odd Address
- 2. Fatal Stack Violation
- 3. Segment Violation
- 4. Timeout
- 5. Parity Error
- 6. Console Flag
- 7. Segment Management Trep
- 8. Werning Stack Violation
- 9. Power Failure

The details on the trace trap process have been described in the trace trap operational description which includes cases in which an instruction being traced causes a bus error, instruction trap, or a stack overflow trap.

If a bus error is caused by the trap process handling instruction traps, trace traps, stack overflow traps, or a previous bus error, the processor is halted.

if a stack overflow is caused by the trap process in handling bus errors, instruction traps, or trace traps, the process is completed and then the stack overflow trap is sprung.

HALT



Condition Codes: not affected

Description:

Causes the processor operation to cease. The console is given control of the bus. The console data lights display the contents of RO; the console address lights display the address after the half instruction. Transfers on the UNIBUS are terminated immediately. The PC points to the next instruction to be executed. Pressing the console layer on the console Causes processor operation to resume. No item signal is given.

Note: A hait resued in

e trao.

WAIT



Condition Codes: not affected

Description:

Provides a way for the processor to relinquish use of the bus while it waits for an external interrupt. Having been given a WAIT command, the processor will not compete for bus use by fetching instructions or operands from memory. This permits higher transfer rates between a device and memory, since no processor-induced latencies will be encountered by bus requests from the device. In WAIT, as in all instructions, the PC points to the next instruction following the WAIT operation. Thus when an interrupt causes the PC and PS to be pushed onto the processor stack, the address of the next instruction following the WAIT is saved. The exit from the interrupt routine (i.e. execution of an RTI instruction) will cause resumption of the interrupted process at the Instruction following the WAIT.

RESET

reset external bus 000005

Condition Codes: not affected

Description: Sends INIT on the UNIBUS, All devices on the UNI-

BUS are reset to their state at power up.

Condition Code Operators

CLN	SEN
CLZ	SEZ
CLV	SEV
CLC	SEC
CCC	SCC

condition code operators

0002XX



Description:

Set and clear condition code bits. Selectable combinations of these bits may be cleared or set together. Condition code bits corresponding to bits in the condition code operator (8xts 0-3) are modified according to the sense of bit 4, the set/clear bit of the operator, i.e., set the bit specified by bit 0, 1, 2 or 3, if bit 4 is a 1. Clear corresponding bits if bit 4 = 0.

Opera		OP Code	
	•	•	
CFC	Clear C	000241	
QΨ	Clour V	000242	
QLZ	ClearZ	000244	
QΝ	Clear N	000250	
SEC	Set C ,	000261	
SEV	Şel Y .	000262	
SEZ	Set Z	000264	
SEN	Set N	000270	3
SCC	Set all CC's	000277	•
CCC	Clear all CC's	. 000257	
	Clear V and C	000243	
NOP	No Operation	. 000240	

Combinations of the above set or clear operations may be ORed together to form combined instructions.

INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO V: MANEJO DE SUBRUTINAS

DR. ADOLFO GUZMAN A. JULIO-79

•					
			•		
				,	
		_			
		•			
	•				

R.H. ECKHOUSE, JR.



PROGRAMMING TECHNIQUES

Mastery of a basic instruction set is the first step in learning to program. The next step is to learn to use the instruction set to obtain correct results and to obtain them efficiently. This is best done by studying the following programming techniques. Examples, which should further familiarize the reader with the total instruction set and its use, are given to illustrate each technique.

4.1. POSITION-INDEPENDENT PROGRAMMING

Most programs written to run on a computer are written so as to occupy specified memory locations (e.g., the current location counter is used to define the location of the first instruction). Such programs are said to be absolute or position-dependent programs. However, it is sometimes desirable to have a standard program which is available to many different users. Since it will not be known a priori where the standard programs are to be loaded, it is necessary to be able to load the program into different areas of core and to run it there. There are several ways to do this:

- 1. Reassemble the program at the desired location.
- 2. Use a relocating loader which accepts specially coded binary from a relocatable assembler.
 - Have the program relocate itself after it is loaded.
 - 4. Write a program that is position-independent,

On small machines, reassembly is often performed. When the required core is available, a relocating loader (usually called a linking loader) is

2

preferable. It generally is not economical to have a program relocate itself, since hundreds or thousands of addresses may need adjustment. Writing position-independent code is usually not possible because of the structure of the addressing of the object machine. However, on the PDP-11, position-independent code (PIC) is possible.

PIC is achieved on the PDP-11 by using addressing modes which form an effective memory address relative to the program counter (PC). Thus, if an instruction and its object(s) are moved in such a way that the relative distance between them is not altered, the same offset relative to the PC can be used in all positions in memory. Thus PIC usually references locations relative to the current location. PIC programs may make absolute references as long as the locations referenced stay in the same place while the PIC program is relocated.

4.7.1. Position-Independent Modes

There are three position-independent modes or forms of instructions. They are:

- 1. Branches: the conditional branches, as well as the unconditional branch, BR, are position-independent, since the branch address is computed as an offset to the PC.
- 2. Relative memory references: any relative memory reference of the form

is position-independent because the assembler assembles it as an offset indexed by the PC. The offset is the difference between the referenced location and the PC. For example, assume that the instruction CLR 200 is at address 100:

Line Number	Address	Contents	Symbolic Instruction	Comments
1	00100	005067 000074	CLR 200	:FIRST WORD OF INSTRUCTION :OFFSET=200-10.;

The offset is added to the PC. The PC contains 104, which is the address of the word following the offset (the second word of this two-word instruction). Note that although the form CLR X is position-independent, the form CLR @X is not. We may see this when we consider the following:

Line Number	Address	Contents	Label	Symbolic Instruction	Comments
1	001000	005077 000774	S:	CLR #X	CLEAR LOCATION A
2.	002000	003000	x :	WORD A	POINTER TO A
3.	003000	000000	A:	O GROW.	

The contents of location X are used as the address of the operand, which is symbolically labeled A. The value stored at location X is the absolute address of the symbolic location A rather than the relative address or offset between location X and A. Thus, if all the code is relocated after assembly, the contents of location X must be altered to reflect the fact that location A now stands for a new absolute address.† If A, however, was the name associated with a fixed, absolute location, statements S and X could be relocated because now it is important for A to remain fixed. Thus the following code is position-independent:

Line Number	Address	Contents	Label	Symbolic Instruction	Comments
1 2	001000	000036 005077 000774	S :	A = 36 CLR •X	FIXED ADDRESS OF 36 CLEAR LOCATION A
3	002000	000038	X:	WORD A	POINTER TO A

3. Immediate operands: the assembler addressing form #X specifies immediate data; that is, the operand is in the instruction. Immediate data that are not addresses are position-independent, since they are a part of the instruction and are moved with the instruction. Consequently, a SUB #2, HERE is position-independent (since #2 is not an address), while MOV #A, ADRPTR is position-dependent if A is a symbolic address. This is so even though the operand is fetched, in both cases, using the PC in the autoincrement

To verify this point the reader is encouraged to relocate the code, after assembly, into locations 4000, 5000, and 6000. By doing so he will discover that the contents of these locations are the same as for the original code and that the contents of location 5000 do not point to location 6000.

SEC. 4.3

mode, since it is the quantity fetched that is being used rather than its form of addressing.

4.1.2. Absolute Modes

Any time a memory location or register is used as a pointer to data, the reference is absolute. If the referenced data remain always fixed in memory (e.g., an absolute memory location) independent of the position of the PIC, the absolute modes must be used. Alternatively, if the data are relative to the position of the code, the absolute modes must not be used unless the pointers involved are modified. Restating this point in different words, if addressing is direct and relative, it is position-independent; if it is indirect and either relative or absolute, it is not position-independent. For example, the instruction

HOV POX. HERE

"move the contents of the word pointed to (indirectly referenced by) the PC (in this case absolute location X) to the word indexed relative to the PC (symbolically called HERE)" contains one operand that is referenced indirectly (X) and one operand that is referenced relatively (HERE). This instruction can be moved anywhere in memory as long as absolute location X stays the same, that is, it does not move with the instruction or program; otherwise it may not be.

The absolute modes are:

ØΧ	Location X is a pointer.
@#X	The Immediate word is a pointer.
(R)	The register is a pointer,
(R)+ and (R)	The register is a pointer.
$\Theta(R)$ + and Θ -(R)	The register points to a pointer.
X(R) R≠6 or 7	The base, X, modified by (R), is the address of the operand.
ΦX(R)	The base, modified by (R), is a pointer.

The nondeferred index modes require a little clarification. As described in Chapter 3, the form $X(7)^{\uparrow\uparrow}$ is the normal mode in which to reference memory and is a relative mode. Index mode, using a register, is also a relative mode and may be used conveniently in PIC. Basically, the register pointer points to a dynamic storage area, and the index mode is used to access data relative to the pointer. Once the pointer is set up, all data are referenced relative to the pointer.

[‡]When PIC is not being written, references to fixed locations may be performed with either the absolute or relative forms.

††Recall that X(7) is equivalent to X(R7), which is equivalent to X(PC) where PC-R7.

90

4.1.3. Writing Automatic PIC

Automatic PIC is code that requires no alteration of addresses or pointers. Thus memory references are limited to relative modes unless the location referenced is fixed. In addition to the above rules, the following must be observed:

- Start the program with .= 0 to allow easy relocation using the absolute loader (see Chapter 7).
- 2. All location-setting statements must be of the form .=.2X or .= function of symbols within the PIC. For example, .= A+10, where A is a local label.
- 3. There must not be any absolute location-setting statements. This means that a block of PIC cannot set up specified core areas at load time with statements such as

. #348 . NORD TRAPH, 348 , PRE-LORD 348, 342

The absolute loader, when it is relocating PIC, relocates all data by the load bias (see Chapter 7). Thus the data for the absolute location would be relocated to some other place. Such areas must be set at execution time:

MOV #TRAPH.8#348 ; PUT ADDR IN ABS LOC 348 MOV #348.8#342 ; AND ABS LOCATION 342

4.1.4. Writing Nonautomatic PfC

Often it is not possible or economical to write totally automated PIC. In these cases some relocation may be easily performed at execution time. Some of the required methods of solution are presented below. Basically, the methods operate by examining the PC to determine where the PIC is actually located. Then a relocation factor can be easily computed. In all examples it is assumed that the code is assembled at zero and has been relocated somewhere else by the absolute loader.

4.1.5. Setting Up Fixed Core Excations

Consider first the previous example to clear the contents of A indirectly. The pointer to A, contained in symbolic location X, must be changed if the code is to be relocated. The program segment in Fig. 4-1 recomputes the pointer value each time that it is executed. Thus the pointer value no longer depends on the value of the location counter at the time the program was assembled, but on the value of the PC where it is loaded.

	666666		Perso		DEFINE FR
	000007		F(+27		DEFINE FC
000000	010700	S:	MOV	PC, PB	.R0 = (ACDR OF S)+2
000002	062700		AUD	8A-S-2, ##	ADD IN OFFSET
306906	010067		ноу	P0.X	MOVE POINTER TO X
	000766			•	
000012	605077		CFt	÷y.	CLEAR VALUE INDIFECTLY
	235996				
000016	000000		HALT		, \$10P
			÷		
		•			•
	001608		; , =, +760 ;		
001000	002000	X1	HORD	A	POINTER TO A
			,		
	662668		. •. +776		
982688	966661		, HORD , ENG	9	. VALUE TO BE CLEAPED

Fig. 4-1

Now if this program is loaded into locations 4000 and higher, it should be clear that none of the program values is changed. This point could be shown pictorially by taking the Fig. 4-1 material, recopying it, but changing only the values in the leftmost column, the address column. Thus if one were to look in, say, location 4010, the contents would be 766 and the value found in location 5000 would be 2000 (i.e., neither value is changed).

Given that the program data have not changed, the question is: How does it work? The answer is that the offset A=S=2 is equivalent to A=(S+2) and S+2 is the value of PC which is placed in R0 by the statement MOV PC,R0. At assembly time the offset value is $A=PC_u$, where $PC_u=S+2$ and PC_u is the PC that was assumed for the program when assembled beginning at location 0.

Later, after the program has been relocated, the move instruction will no longer store PC_0 in R0, but a new value, PC_n , which is the current value of PC for the executing program. However, the add instruction still adds in the immediate value $A-PC_0$, producing the final result in R0:

$$PC_n + (A - PC_0) = A + (PC_n - PC_0)$$

which is the desired value, since it yields the new absolute location of A [e.g., the assembled value of A plus the relocation factor (PC_n-PC_n)].

4.1.6. Relocating Pointers

If pointers must be used, they may be relocated as we have just shown. For example, assume that a list of data is to be accessed with the instruction

ADD (R8)+, R1

The pointer to the list, list L, may be calculated at execution time as follows:

H: MOV PC.PB GET CUPPENT PC

ADD #L-M-Z.RB GET CUPPENT PC

Another variation is to gather all pointers into a table. The relocation factor may be calculated once and then applied to all pointers in the table in a loop. The program in Fig. 4-2 is an example of this technique. The reader should verify (Exercise 1 at the end of this chapter) that if this program is relocated so that if it begins in location 10000, the values in the pointer table, PTRTBL, will be 10000, 10020, and 10030.

		866666		#0=X0		, DEFINE RO
		000001		F1=X1		DEFINE RI
		800002		F2+3/2		I DEFINE F2
		600007		F:C = 27		DEFINE FC
	000000	010700	X:	MOV	PC, RB	FELOCATE ALL ENTRIES IN PTRYBL
	000002	-		SUE	4X+2, R8	CALCULATE PELOCATION FACTOR
•		000002				
	300000	012701		MOV	APTRIBL.R1	GET AND RELOCATE A POINTER
		900938				1.
	6000015	060991		6DD	P8. R1	JTO FTRTBL
		812782		MOV	ATRLLEN, RZ	GET LENGTH OF TABLE
		000003			*******	TOTAL ECHANIC OF THE CO
	400020	060003	LOOP	ADD	k0, (R1)+	FRELOCATE AN ENTRY
		605302	LOUP.	DEC	RE	COUNT DOWN
		BB1375		ENE	LOOP	ERANCH IF NOT DONE
		800000		HALT	2001	STOP WHEN CONE
	000026					
		000083		TELLEN=3		LENGTH OF TABLE
	660630	000000	PIRTBL:	, HOSD	X.LOOP, PTRTBL	
۰	000032		'			
	000024	000030				7
		000001		. END		

Fig. 4-2

Care must be exercised when restarting a program that relocates a table of pointers. The restart procedure must not include the relocating again (i.e., the table must be relocated exactly once after each load).

4.2. JUMP INSTRUCTION

Although mentioned earlier, the JMP instruction has been overlooked somewhat up to now. The astute reader will, no doubt, recognize that the necessity of a jump instruction is dictated by the fact that the branch instructions, although relative, are incapable of branching more than 200 words in either a positive or a negative direction. Thus to branch from one end of

8

memory to another, a jump instruction must be a part of the instruction set and must allow full-word addressing.

The jump instruction is indeed a part of the PDP-11 instruction set and belongs to the single-operand group. As a result, jumps may be relative, absolute, indirect, and indexed. This flexibility in determining the effective jump address is quite useful in solving a particular class of problems that occur in programming. This class is best illustrated by example.

4.2,1, Jump Table Problem

A common type of problem is one in which the input data represent a code for an action to be performed. For each code, the program is to take a certain action by executing a specified block of code. Such a problem would be coded in FORTRAN as

```
.
RERO, INDEX
GO TO (10,100,37,1130,...7), INDEX
```

In other words, based on the value of index, the program will go to the statement labeled 10, 100, 37, and so on.

The "computed GO TO" in FORTRAN must eventually be translated into machine language. One possibility in the language of the PDP-11 would be

```
READ
                 INDEX
                                   A PSEUDO-INSTRUCTION
        HOV
                 INDEX. R1
                                   PLACE IT IN RI
        DEC
                 R1
                                   # @C+[NDEXC=mAX-1
        HDD
                 £1, £1
                                   FORM 2-INDEX
         JMP
                 OTABLE(R1)
                                   # INDIRECT JUMP
TABLE:
        . MORD
                 L10, L100, L37, L1150, ..., L7
```

The method used is called the jump table method, since it uses a table of addresses to jump to. The method works as follows:

- 1. The value of INDEX is obtained.
- 2. Since the range of INDEX is $1 \le INDEX \le maximum$ value, 1 is subtracted from the index so that its range is $0 \le INDEX \le max = 1$.

- 3. The value of index is doubled to take care of the fact that labels in the table are stored in even addresses; i.e., full words;
- 4: The address for the JMP instruction is utilized both as indexed and indirect, such that it points to an address to be jumped to in the table.

Although the jump instruction transfers control to the correct program label, it does not specify any way to come back. In the next section, where we shall consider subroutining, we shall see that a slight modification of the jump instructions allows for an orderly transfer of control, and a return, from one section of code to another.

4.3. SUBROUTINES


A good programming practice to get into is to separate large programs into smaller subprograms, which are easier to manage. These subprograms are activated either by a main program or by each other, allowing for the sharing of routines among the different programs and subprograms.

The saving in memory space resulting from having only one copy of the needed routine is a definite advantage. Equally important is the saving in time for the programmer, who needs to code the routine only once. However, in order to share common subprograms, there must be a mechanism to

- 1. Allow the transfer of control from one routine to another.
- 2. Pass values among the various routines.


The mechanism that accomplishes these requirements is called the subroutine linkage and is, in general, a combination of hardware features and software conventions.

The hardware features on the PDP-11 which assist in performing the subroutine linkage are the instructions JSR and RTS. These instructions are in the subroutine call and return group and have the following assembler form and instruction format!:



[†]Depending on the mode of addressing, one or two words are used for the JSR instruction.

RTS register



Both instructions make use of a "stack" mechanism similar to the stack mechanism described for zero-address machines in Section 1.2.8.6.

4.3.1. Stack

A stack is an area of memory set aside by the programmer for temporary storage or subroutine/interrupt service linkage. The instructions that facilitate stack handling (e.g., autoincrement and autodecrement) are useful features that may be found in low-cost computers. They allow a program to dynamically establish, modify, or delete a stack and items on it. The stack uses the last-in, first-out or LIFO concept; that is, various items may be added to a stack in sequential order and retrieved or deleted from the stack in reverse order (Fig. 4-3). On the PDP-11, a stack starts at the highest location reserved for it and expands linearly downward to the lowest address as items are added to the stack.





Fig. 4-3 Stack addresses,

The programmer does not need to keep track of the actual locations his data are being stacked into. This is done automatically through a stack pointer. To keep track of the last item added to the stack (or "where we are" in the stack), a general register always contains the memory address where the last item is stored in the stack. In the PDP-11 any register except register 7 (the PC) may be used as a stack pointer under program control; however, instructions associated with subroutine linkage and interrupt service automatically use register 6 (RG) as a hardware stack pointer. For this reason R6 is frequently referred to as the system SP.

Stacks in the PDP-11 may be maintained in either full-word or byte units. This is true for a stack pointed to by any register except R6, which must be

organized in full-word units only. Byte stacks (Fig. 4-4) require instructions capable of operating on bytes rather than full words (byte handling is discussed in Section 4.6).






Fig. 4-4 Word and byte stacks,

Items are added to a stack using the autodecrement addressing mode with the appropriate pointer register. (See Chapter 2 for a description of the autoincrement/decrement modes.)

This operation is accomplished as follows:

MOV SOURCE.-(SP) : HOVE SOURCE WORD ONTO THE STACK

OF HOVE SOURCE.-(SP) : HOVE SOURCE BYTE ONTO THE STACK

This is called a "push" because data are "pushed onto the stack."

†See Section 4.6 for a discussion of byte instructions.

To remove an item from stack the autoincrement addressing mode with the appropriate SP is employed. This is accomplished in the following manner:

```
MOV (SP>+.DEST .MOVE DESTINATION WORD OFF STACK

OF

MOVE (SP)+.DEST :MOVE DESTINATION EVIE OFF STACK
```

Removing an item from a stack is called a pop, for "popping from the stack." After an item has been popped, its stack location is considered free and available for other use. The stack pointer points to the last-used location, implying that the next (lower) location is free. Thus a stack may represent a pool of shareable temporary storage locations.

4.3.2. Subroutine Calls and Returns

When a JSR is executed, the contents of the linkage register are saved on the system R6 stack as if a MOV reg,—(SP) has been performed. Then the same register is loaded with the memory address following the JSR instruction (the contents of the current PC) and a jump is made to the entry location specified. The effect, then, of executing one JSR instruction is the same as simultaneously executing two MOVs and a JMP; for example,

```
JSR REG. SUBR MOV REG. - (SP) : PUSH REGISTER INTO THE STACK
JSR REG. SUBR MOV PC. REG : PUT RETURN PC INTO REGISTER
JMP SUBR .JUMP TO SUBROUTINE
```

Figure 4-5 gives the "before" and after conditions when executing the subroutine instruction JSR R5,1064.




Fig. 4-5 JSR instruction.

13

98

In order to return from a subroutine, the RTS instruction is executed. It performs the inverse operation of the JSR, the unstacking and restoring of the saved register value, and the return of control to the instruction following the JSR instruction. The equivalent of an RTS is a concurrent MOV instruction pair:

```
RTS REG MOV PEG. PC / RESTORE PC MOV (SP)+. REG ; RESTORE REGISTER
```

The use of a stack mechanism for subroutine calls and returns is particularly advantageous for two reasons. First, many JSR instructions can be executed without the need to provide any saving procedure for the linkage information, since all linkage information is automatically pushed into the stack in sequential order. Returns can simply be made by automatically popping this information from the stack in opposite order. Such linkage address bookkeeping is called automatic nesting of subroutine calls. This feature enables the programmer to construct fast, efficient linkages in an easy, flexible manner. It even permits a routine to be recalled or to call itself in those cases where this is meaningful (Sections 4.3.5 and 4.3.6). Other ramifications will appear after we examine the interrupt mechanism for the PDP-11 (Section 6.4).

The second advantage of the stack mechanism is found in its ease of use for saving and restoring registers. This case arises when a subroutine wants to use the general registers, but these registers were already in use by the calling program and must therefore be returned to it with their contents intact. The called subroutine (JSRPC, SUBR) could be written, then, as shown in Fig. 4-6.

SUBR :	HOY	R1.TEMPS	SAVE R1
	MOV	P2. TEMPS+2	SAVE R2
	HOV	TEMP5+2, R2	.RESTORE R2
	MOV	TEMPS. \$1	, RESTORE RE
	•		
	F 75	PC	PETURN
TEMPS;	. HORD	0. 6. 6. 0. 0. 0. 0	/ SAVE AREA
or using the stack as			
SURF:	MOY	R1,-(F6)	FUSH R1
	MOV	R2,-(F6)	, PUSH R2
	-		
	-		
	HOV	(R6)+, R2	, FOP R2
	MOV	(R6)+. R1	POP R1
	RTS	PC	/ RETURN

Fig. 4-6 Saving and restoring registers using the stack,

ţ

The second routine uses two fewer words per register save/restore and allows another routine to use the temporary stack storage at a latter point rather than permanently tying some memory locations (TEMPS) to a particular routine. This ability to share temporary storage in the form of a stack is a very economical way to save on memory usage, especially when the total amount of memory is limited.

The reader should note that the subroutine call JSR PC, SUBR is a legitimate form for a subroutine jump. The instruction does not utilize or stack any registers but the PC. On the other hand, the instruction JSR SP, SUBR, where SP = R6, is not normally considered a meaningful combination. Later, however, utilizing register 6 will be considered (see Section 4.3.7).

4.3.3. Argument Transmission

The JSR and RTS instructions handle the linkage problem for transferring control. What remains is the problem of passing arguments back and forth to the subroutine during its invocation. As it turns out, this is a fairly straightforward problem, and the real question becomes one of choosing one solution from the large number of ways for passing values.

A very simple-minded approach for argument transmission would be to agree ahead of time on the locations that might be used. For example, suppose that there exists a subroutine MUL which multiplies two 16-bit words together, producing a 32-bit result. The subroutine expects the multiplier and multiplicand to be placed in symbolic locations ARG1 and ARG2 respectively, and upon completion, the subroutine will leave the resultant in the same locations.

The subroutine linkage needed to set up, call, and save the generated results might look like:

MOV	X, ARG1	431J4LTJUH:
MOV	Y. ARGZ	# MULTIPLICAND
42L	PĆ, HUL	CALL MULTIPLY
MOV	AFG1, FSLT	.SAVE THE THO
MOV	ADDOLDED TAR	HORD RESULT

As an alternative to this linkage, one could use the registers for the subroutine arguments and write:

MOV	X, R1	, MULTIPLIER
MOV	Y. 92	; MULTIPLICAND
JSP	PC.MUL	; CALL HUCTIPLY

This last method, although acceptable, is somewhat restricted in that a maximum of six arguments could be transmitted, corresponding to the number of general registers available. As a result of this restriction, another alternative is used which makes use of the memory locations pointed to by the

linkage register of the JSR instruction. Since this register points to the first word following the JSR instruction, it may be used as a pointer to the first word of a vector of arguments or argument addresses.

Considering the first case where the arguments follow the JSR instruction, the subroutine linkage would be of the form:

```
JSR RO,MUL ,CALL MULT)PLY
.WORD XYALUE,YYALUE JAAGUMENTS
```

These arguments could be accessed using autoincrement mode:

```
HUL: MOV (PB)+,R1 :GET MULTIPLIER

MOV (RB)+,R2 ;GET MULTIPLICAND

RTS RB ,RETURN
```

At the time of return, the value (address pointer) in R0 will have been incremented by 4 so that R0 contains the address of the next executable instruction following the JSR.

In the second case, where the addresses of the arguments follow the subroutine call, the linkage looks like

```
JSK RG, MUL ; CALL MULTIPLY
, MORD XADDR, YADDR , ARGUMENTS
```

For this case, the values to be manipulated are fetched indirectly:

Another method of transmitting arguments is to transmit only the address of the first item by placing this address in a general-purpose register. It is not necessary to have the actual argument list in the same general area as the subroutine call. Thus a subroutine can be called to work on data located anywhere in memory. In fact, in many cases, the operations performed by the subroutine can be applied directly to the data located on or pointed to by a stack (Fig. 4-7) without ever actually needing to move these data into the subroutine area.




Fig. 4-7 Transmitting stacks as arguments.

101

Calling program:

	MOV	SPOINTER, R1	SET UP POINTER
. ,	JSR	PC. SUBR	.CALL SUBPOUTINE
Subrouti	ne:		•
,	ADD	(R1)+, (R1)	ADD STEM 01 TO STEM 02 SPLACE RESULT IN STEM 02. R1 SPOINTS TO STEM 02 NOW.
•			
OT			
	iDD	(R1).2(R1)	SAME EFFECT AS ABOVE EXCEPT
			THAT RE STILL POINTS TO
			ATTEM #1

Given these many ways to pass arguments to a subroutine, it is worthwhile to ask, why have so many been presented and what is the rationale for presenting them all? The answer is that each method was presented as being somewhat "better" than the last, in that

- 1. Few registers were used to transmit arguments.
- 2. The number of parameters passed could be quite large,
- The linkage mechanism was simplified to the point where only the address of the subroutine was needed to transfer control and pass parameters.

Point 3 requires some additional explanation. Since subroutines, like any other programs, may be written in position-independent code, it is possible to write and assemble them independently from the main program that uses them. The problem is filling in the appropriate address for the JSR instruction.

Filling in the address field in the JSR instruction is the job of the linking loader, since it can not only relocate PIC programs but also fill in subroutine addresses, i.e., link them together. The result is that a relocatable subroutine may be loaded anywhere in memory and be linked with one or more calling programs and/or subprograms. There will be only one copy of the routine, but it may be used in a repetitive manner by other programs located anywhere else in memory.

Another point not to be overlooked in recapping argument passing is the significant difference in the methods used. The first techniques presented used the simple method of passing a value to the subroutine. The later techniques passed the address of the value. The difference in these two techniques, call by value and call by address, can be quite important, as illustrated by the following FORTRAN-like program example:

linkage register of the JSR instruction. Since this register points to the first word following the JSR instruction, it may be used as a pointer to the first word of a vector of arguments or argument addresses.

Considering the first case where the arguments follow the JSR instruction, the subroutine linkage would be of the form:

```
JSR RO.MUL :CALL MULTIPLY
.MORD XVALUE.YVALUE :AFGUMENTS
```

These arguments could be accessed using autoincrement mode:

```
HUL: MOV (PB)+, R1 :GET HULTIPLIER
HOV (RB)+, R2 :GET HULTIPLICAND

RTS RB :PETURN
```

At the time of return, the value (address pointer) in R0 will have been incremented by 4 so that R0 contains the address of the next executable instruction following the JSR.

In the second case, where the addresses of the arguments follow the subroutine call, the linkage looks like

```
JSR &O.HUL ;CALL MULTIPLY
.WORD XADD&,YADD& .ARGUMENTS
```

For this case, the values to be manipulated are fetched indirectly:

```
HUL: HOV P(RB)+, R1 :FETCH MULTIPLIER
HOV P(RB)+, R2 :FETCH MULTIPLICAND

FTS RB :RETURN
```

Another method of transmitting arguments is to transmit only the address of the first item by placing this address in a general-purpose register. It is not necessary to have the actual argument list in the same general area as the subroutine call. Thus a subroutine can be called to work on data located anywhere in memory. In fact, in many cases, the operations performed by the subroutine can be applied directly to the data located on or pointed to by a stack (Fig. 4-7) without ever actually needing to move these data into the subroutine area.




Fig. 4-7. Transmitting stacks as arguments.

16

Calling program:

	MDA	SPUINIER, RI	SET UP PUINTER
	JSP	PC. SUBR	CALL SUBPOUTINE
Subrou	itine:		
	ADD	(R1)+, (R1)	ADD LIEM #1 TO LIEM #2 APLACE RESULT IN LIEM #2, #1 APOINTS TO LIEM #2 NOW.
of	-		
	RDD	(R1).2(R1)	I SAME EFFECT AS ABOVE EXCEPT
			THAT PL STILL POINTS TO
			JITEM ##

Given these many ways to pass arguments to a subroutine, it is worthwhile to ask, why have so many been presented and what is the rationale for presenting them all? The answer is that each method was presented as being somewhat "better" than the last, in that

- 1. Few registers were used to transmit arguments.
- 2. The number of parameters passed could be quite large.
- The linkage mechanism was simplified to the point where only the address of the subroutine was needed to transfer control and pass parameters.

Point 3 requires some additional explanation. Since subroutines, like any other programs, may be written in position-independent code, it is possible to write and assemble them independently from the main program that uses them. The problem is filling in the appropriate address for the JSR instruction.

Filling in the address field in the JSR instruction is the job of the linking loader, since it can not only relocate PIC programs but also fill in subroutine addresses, i.e., link them together. The result is that a relocatable subroutine may be loaded anywhere in memory and be linked with one or more calling programs and/or subprograms. There will be only one copy of the routine, but it may be used in a repetitive manner by other programs located anywhere else in memory.

Another point not to be overlooked in recapping argument passing is the significant difference in the methods used. The first techniques presented used the simple method of passing a value to the subroutine. The later techniques passed the address of the value. The difference in these two techniques, call by value and call by address, can be quite important, as illustrated by the following FORTRAN-like program example:

```
PROGRAM IRICAY

R=1. 1EMP=X

E=2. X=Y

PRINT.R-B Y=TEMP

CALL SNAP(1..2.) FETURN

E=2. E=2.

PRINT.R-B

END
```

If the real constants are passed in by value, both print statements will print out a-1. This occurs because subroutine SWAP interchanges the values that it has received, not the actual contents of the arguments themselves.

However, if the real constants are passed in by address, the two print statements will produce -1, and 1., respectively. In this case the subroutine SWAP references to real constants themselves, interchanging the actual argument values.

Higher-level language, such as FORTRAN, can pass parameters both by value and by address. Often the normal mode is by address, but when the argument is an expression, the address represents the location of the evaluated expression. Therefore, if one wished to call SWAP by value, it could be performed as

causing the contents of the expressions, but not the constants themselves, to be switched.

These techniques for passing parameters are easy to understand at the assembly language level because the programmer can see exactly what method is being used. In higher-level languages, however, where the technique is not so transparent, interesting results can occur. Thus the knowledgeable higher-level language programmer must be aware of the techniques used if he is to avoid unusual or unexpected results.

4.3.4. Subroutine Register Usage

A subroutine, like any other program, will use the registers during its execution. As a result, the contents of the registers at the time that the subroutine is invoked may not be the same as when the subroutine returns. The sharing of these common resources (e.g., the registers) therefore dictates that on entry to the subroutine the registers be saved and, on exit, restored.

The responsibility for performing the save and restore function falls either on the calling routine or the called routine. Although arguments exist for making the calling program save the registers (since it need save only the ones in current use), it is more common for the subroutine itself to save and

18

restore all registers used. On the PDP-11 the save and restore routine is greatly simplified by the use of a stack, as was illustrated in Fig. 4-6.

As pointed out previously, stacks grow downward in memory and are traditionally defined to occupy the memory space immediately preceding 'the program(s) that use them. One of the first things that any program which uses a stack (in particular one that executes a JSR) must do is to set the stack pointer up. For example, if SP (i.e., R6) is to be used, the program should begin with

BEG: MOV PC, SP TST -(SP) :BEG 15 THE FIRST
:INSTRUCTION OF THE FROGRAM
:SP=ADDR BEG+2
:DECREMENT SP BY 2
:A PUSH ONTO THE STACK WILL
:STORE THE DATA AT BEG-2

This initialization routine is written in PIC form, and had it been assembled beginning at location 0 (.=0), the program could be easily relocated. The routine uses a programming trick to decrement the state: It uses the test instruction in autodecrement mode and ignores the setting of the condition codes. The alternative to using the TST instruction would be to SUB L2,SP, but this would require an extra instruction word.

4.3.5. Reentrancy

Further advantages of stack organization become apparent in complex situations which can arise in program systems that are engaged in the concurrent handling of several tasks. Such multitask program environments may range from relatively simple single-user applications which must manage an intermix of I/O service and background computation to large complex multi-programming systems that manage a very intricate mixture of executive and multiuser programming situations. In all these applications there is a need for flexibility and time/memory economy. The use of the stack provides this economy and flexibility by providing a method for altowing many tasks to use a single copy of the same routine and a simple, unambiguous method for keeping track of complex program linkages.

The ability to share a single copy of a given program among users or tasks is called reentrancy. Reentrant program routines differ from ordinary subroutines in that it is unnecessary for reentrant routines to finish processing a given task before they can be used by another task. Multiple tasks can be in various stages of completion in the same routine at any time. Thus the situation shown in Fig. 4-8 may occur.




Fig. 4-8 Reentrant routines.

The chief programming distinction between a nonshareable routine and a reentrant routine is that the reentrant routine is composed solely of pure code; that is, it contains only instructions and constants. Thus a section of program code is reentrant (shareable) if and only if it is non-self-modifying; that is, no information within it is subject to modification. The philosophy behind pure code is actually not limited to reentrant routines. Any non-modifying program segment that has no temporary storage or data associated with it will be

- 1. Simpler to debug.
- 2. Read-only protectable (i.e., it can be kept in read-only memory).
- 3. Interruptable and restartable, besides being reentrant.

Using reentrant routines, control of a given routine may be shared as illustrated in Fig. 4-9.




Fig. 4.9 Reentrant routine sharing.

- 1. Task A has requested processing by reentrant routine Q.
- 2. Task A temporarily relinquishes control of reentrant routine Q (i.e., is interrupted) before it finishes processing.

- 3. Task B starts processing in the same copy of reentrant routine Q.
- 4. Task B relinquishes control of reentrant routine Q at some point in its processing.
- 5. Task A regains control of reentrant routine Q and resumes processing from where it stopped.

The use of reentrant programming allows many tasks to share frequently used routines such as device service routines and ASCII-Binary conversion routines. In fact, in a multiuser system it is possible, for instance, to construct a reentrant FORTRAN compiler that can be used as a single copy by many user programs.

4.3.6. Recursion

It is often meaningful for a program segment to call itself. The ability to nest subroutine calls to the same subroutine is called self-reentrancy or recursion. The use of a stack organization permits easy unambiguous recursion. The technique of recursion is of great use to the mathematical analyst, as it also permits the evaluation of some otherwise noncomputable mathematical functions. This technique often permits very significant memory and speed economies in the linguistic operations of compilers and other higher-level software programs, as we shall illustrate.

A classical example of the technique of recursion can be found in computing N factorial (N!). Although

$$N! = N + (N - 1) + (N - 2) + \cdots + 1$$

it is also true that

$$N! = N * (N - 1)!$$

 $1! = 1$

Written in "pseudo-FORTRAN," a function for calculating N: would look like:

INTEGER FUNCTION FACT(N)
IF (N ME 1: GO TO 1
FACT=1
BETURN
FACT=NoFAC(N=1)
RETURN
END

This code is pseudo-FORTRAN because it cannot actually be translated by most FORTRAN compilers; the problem is that the recursive call requires

a stack capable of maintaining both the current values of FACT and the return pointers either to the function itself or its calling program. However, the function may be coded in PDP-11 assembly language in a simple fashion by taking advantage of its stack mechanism. Assuming that the value of N is in RO and the value of N! is to be left in R1, the function FACT could be coded recursively as shown in Fig. 4-10.

FACT:	151	40	;15 F0=0?
	BEO	EXIT	, YES
	MOV	RO(SP)	, SAVE N
	δEC	F/O	; TEN N-1
	JSR	PC. FACT	COMPUTE (N-1>)
RET:	HOV	(SF)+.F1	FETCH FROM STACK
	JSR	PC.MUL	AULTIPLY VALUES
EXIT:	FTS	PĆ	, RETURN

Fig. 4-10 Recursive coding of factorial function,

The program of Fig. 4-10 calls itself recursively by executing the JSR PC, FACT instruction. Each time it does so, it places both the current value of N and the return address (label RET) in the stack. When N=0, the RTS instruction causes the return address to be popped off the stack. Next an N value is placed in RI, and a nonrecursive call is made to the MUL subroutine.

The subroutine multiply (MUL) uses the value of R1 to perform a multiplication of R1 by the value of an internal number (initially 1), held in MUL, which represents the partial product. This partial product is also left in R1.

Upon returning from the multiply subroutine, the program next encounters the RTS instruction again. Either the stack contains the return address of the calling program for FACT, or else another address-data pair of words generated by a recursive call on FACT. In the latter case, R1 is again loaded with an N value that is to be multiplied by the partial product being held locally in the MUL subroutine, and the above process is again repeated. Otherwise, the return to the calling program is performed, with N! held in R1.

4.3.7. Coroutines

In some situations it happens that several program segments or routines are highly interactive. Control is passed back and forth between the routines, and each goes through a period of suspension before being resumed. Because the routines maintain a symmetric relationship to each other, they are called coroutines.

Basically, the coroutine idea is an extension of the subroutine concept. The difference between them is that a subroutine is subordinate to a larger calling program while the coroutine is not. Consequently, passing control is different for the two concepts.

When the calling program makes a call to a subroutine, it suspends itself and transfers control to the subroutine. The subroutine is entered at its beginning, performs its function, and terminates by passing control back to the calling program, which is thereupon resumed.

In passing control from one coroutine to another, execution begins in the newly activated routine where it last left off—not at the entrance to the routine. The flow of control passes back and forth between coroutines, and each time a coroutine gains control, its computational progress is advanced until it passes control on to another coroutine.

The PDP-11, with its hardware stack feature, can be easily programmed to implement a coroutine relationship between two interacting routines. Using a special case of the JSR instruction [i.e., JSR PC.69(RB)+], which exchanges the top element of the register 6 processor stack and the contents of the program counter (PC), the two routines may be permitted to swap program control and resume operation where they stopped, when recalled. This control swapping is illustrated in Fig. 4-11.




Fig. 4-11 Coroutine interaction.

The power of a coroutine structure is to be found in modern operating systems, a topic beyond the scope of this book. However, in Chapter 6 it is possible to demonstrate the use of coroutines for the double buffering of I/O while overlapping computation. The example presented in that chapter is elegant in its seeming simplicity, and yet it represents one of the most basic I/O operations to be performed in most operating systems.



INTRODUCCION A LAS MINICOMPUTADORAS

CAPITULO VI: MANEJO DE ENTRADA/SALIDA

ING. DANIEL RIOS ZERTUCHE JULIO-79

· ·			
		·	·-
4 . ,			
•			

Para efectuar una función de entrada salida, el programador debe especificar donde se encuentran los datos, de donde vienen o van y como el dispositivo de entrada salida debe ser manejado.

A esto se le denomina programación de entrada salida.

Dependiendo de la función de entrada salida se puede requerir que el procesador espere hasta que la función de I/O sea - completada o por otro lado el procesador puede continuar ejecutando tareas simultáneamente con la ejecución de la función de I/O.

El poder programar una computadora para realizar cál culos es de poca aplicación si no hubiera manera de obtener resulta dos de la máquina. De la misma manera se hace necesario proveer a la computadora con información a ser procesada. Por lo tanto, el programador deberá contar con medios para transferir información entre la computadora y los dispositivos periféricos que permiten - cargar datos de entrada y obtener los de salida.

Para la familia PDP 11, la programación de los periféricos es extremadamente simple, ya que una instrucción especial para la entrada salida es innecesaria. La arquitectura de la máquina permite direccionar los registros de estado y datos de los perifé ricos de manera directa como localidades de memoria. Por lo tan

to, las operaciones en dichos registros como es la transferencia
de información a o de ellos así como la manipulación de datos den
tro de ellos es llevada a cabo con instrucciones normales de refe
rencia a memoria.

El uso de todas las instrucciones de referencia a me moria en los registros de los periféricos incrementa gradualmente la flexibilidad de la programación de entrada salida. Todos los registros de periféricos pueden ser tratados como acumuladores.

Actualmente en la PDP-11, las direcciones correspondientes a las 4 k palabras superiores, están reservadas para los registros internos del procesador y para registros externos de entrada salida, por lo tanto, en caso de tratarse de una máquina chica, la memoria se verá limitada a 28 k palabras de memoria física y 4 k de localidades reservadas para los registros del procesador y dispositivos de entrada salida. En caso de contar con "Memory Management" lo que provee bits extra de direccionamiento 2 en el caso de la PDP 11/40 tendremos una capacidad total de 124 k palabras de memoria física aparte de los 4 k del área de registros antes mencionada.

Todos los dispositivos periféricos son específicados por un juego de registros que son direccionados como memoria y

manipulados con la flexibilidad de un acumulador. Para cada dispositivo hay 2 tipos de registros asociados:

- 1. Registros de control y estado
- 2. Registros de Datos

Cada periférico puede constar de uno o más registros de control y estado (CSR) que contienen toda la información necesaria para comunicarse con dicho dispositivo.

El unibus es una vía común que interconecta el procesador, memoria y periféricos. Debido a la arquitectura de la má quina sólo puede haber un dispositivo controlando el unibus en cualquier tiempo. A este dispositivo se le denomina Master. Los dispositivos pueden solicitar ser Masters, ya sea haciendo una solicitud de Bus o una solicitud de no procesador a la lógica de arbitraje de prioridades del procesador.

La solicitud es atendida si es la de mayor prioridad.

El nuevo master asume el control del bus cuando el actual master
libera el control del bus. El nuevo maestro puede solicitar que el

procesador atienda el periférico o puede iniciar una transferencia
de datos sin intervención del procesador.

Las interfases en la PDP-11 pueden clasificarse en 3 tipos:

- 1. Slave (esclava) Esta interfase no está prevista para ser Master. Ella sólamente puede transferir datos a o desde el unibus por comando de un dispositivo Maestro.
- 2. [nterrupt (interruptor) Esta interfase tiene la habilidad de ganar el control del bus en el orden de dar al procesador la dirección de la subrutina, lo cual es usada para atender la solicitud del periférico.

DMA. Esta interfase tiene la habilidad de ganar el control del bus de manera de transferir información entre ella y al gún otro periférico.

Un sola interfase puede emplear los 3 tipos anteriorres. La interfase para línea asíncrona DL 11 es una interfase para comunicaciones designada para convertir datos de serie a paralelo. La interfase cuenta con 2 unidades independientes, (receptor y transmisor), capaces de establecer comunicación simultánea en ambos sentidos.

La interfase DL11 lleva a cabo básicamente 2 operaciones: recepción y transmición de datos asíncronos. Cuando recibe datos, la interfase convierte un caracter serie asíncrono proveniente de un dispositivo externo en un caracter en paralelo requerido para una transferencia al unibus. Este caracter puede ser mandado por el bus a la memoria, o un registro en el procesador a algún otro dispositivo. Cuando se transmiten datos en paralelo desde el bus son convertidos a serie para su transmisión a un dispositivo externo. Debido a que las 2 unidades son independientes, es posible establecer comunicación de manera simultánea en ambos sentidos. El receptor y el transmisor operan por medio de 2 registros: el registro de control y estado, para comando y monitoreo de funciones y el buffer de datos para guardar los datos antes de transferirlos al bus o a un dispositivo externo.

Descripción DL11 Teletype Control

Transmisión

Cuando el CPU bus direcciona el Unibus, la interfase DL 11 decodifica la dirección para determinar si el teletipo es el dispositivo externo seleccionado y si es el seleccionado qué función debe desempeñar, entrada o salida. Si por ejemplo el teletipo ha sido seleccionado para deeptar información a imprimir, datos en paralelo provenientes del unibus son cargados en el buffer de transmición del D 11. En este punto la bandera de XMIT RDY baja debido a que la lógica del transmisor ha sido activado (la bandera vuelve a estar baja una fracción de bit después si el transmisor no se encuentra activo en ese momento). La interfase genera el bit de arranque y transmite bit por bit en serie al teletipo, de nuevo pone la bandera XMIT RDY (tan pronto como el registro de buffer se encuentra vacío aún cuando el registro de corrimiento se encuentra activo. Después transmite el número requerido de bits de STOP.

Recepción

La sección de receptar la longitud del caracter es se leccionable por medio de un selector. El caracter recibido aparece justificado a la derecho en el registro buffer recepción eliminando - los bits de arranque y paro.

1

El caracter completo es formado en el UART y es transferido al registro buffer de recepción (RBUF) en el momento en que el centro del primer bit es muestreado. En ese momento el bit de recepción efectúa el registro de entrada y control es prendido sí el bit de Interrupt Enable se encontraba prendido se genera una señal de solicitud de interrupción. Los bits no usados son llenados con ce ros y los bits 12-15 contienen información acerca del caracter integrado por el UART. Notece que el programa tiene un caracter com pleto de tiempo para retirar el caracter completo del buffer de datos antes de que el nuevo caracter sea colocado en el registro de re cepción por el UART. En el caso de que el programa falle en leer este caracter anterior, se pierde y el bit de exceso y error son pren didos (bit 14-15) en el registro buffer de recepción. En el caso de que no se presente normalmente el bit de paro el UART presenta lo que supuestamente recibió, más el bit error 13y15 prendidos.

Programación

La interfase entre el programa corriendo en el procesador PDP-11 y el DL-11 se lleva a cabo mediante 4 registros. Estos son registros de estado de recepción (RCSR); 2) registro buffer de recepción (RBUF); 3) registro buffer de estado de transmición (XCSR); y 4) Registro buffer de transmisión (XBUF). La función de cada uno de estos bits se da a continuación.

La lectora de tarjetas CR-11, lee tarjetas perforadas de 80 columnas. La lectora está diseñada para leer secuencial mente, los datos en 80 columnas empezando con la columna 1. Ca da columna tiene 12 zonas o renglones, una perforación es interpretada como un uno binario y la ausencia de perforación como un cero. Los datos son leídos de la tarjeta una columna a la vez. Los datos son presentados en dos formatos para entrada a la computado ra.

Modo Comprimido. - Las 12 zonas de la tarjeta son codificadas en un byte (8bits), permitiendo un almacenamiento más .. eficiente de la información.

Modo no comprimido. - Un bit es empleado para presentar el estado de cada zona en la tarjeta.

La Lectora CR 11 consta de 3 registros para comunicarse con la computadora. Estos son registro de estado y dos registros de datos. Uno de los cuales presenta los datos no comprimidos y la otra comprimidos. La selección de formatos se lleva a cabo seleccionando el registro apropiado. Los datos en ambas formas se encuentran siempre presentes. A continuación se presenta la estructura de dichos registros.

RJPØ4

El RJPØ4 es un subsistema de disco de cabeza móvil el cual consiste en un controlador RH 11 y de uno a ocho drivers de disco RPØ4.

El Unibus provec la interfase entre el procesador la memoria, y el controlador RH 11. Todas las transferencias efectuadas entre la memoria y el RH 11 por medio de la facilidad de DMA del Unibus.

El RH Il contiene dos puertos en el Unibus: uno designado como un puerto de control y el segundo como un puerto de datos.

Los datos pueden ser transferidos a través de ambos registros. Para operación normal con memoria conectada a Unibus A como se muestra en la figura 1 sólamente es usado el puerto de control, el puerto de datos no se usa.

El RH ll se encuentra dividido en dos grupos funcionales, línea de registro y control y línea de DMA.

La línea de registro y control permite al programa

leer y/o escribir en cualquier registro contenido en el RH 11. Hay

un total de 4 registros en el RH 11, 15 registros en cada drive y l registro compartido que es parcialmente compartido en el RH 11 y en el Drive seleccionado.

La línea de DMA funcionalmente consiste en una memoria FIFO de 66 palabras por 18 bits y su lógica de control.

La función primordial de esta memoria, que de aquí en adelante llamaremos SILO es el de buffer de datos para compensar fluctuaciones de retardo en el Unibus al solicitar el DMA.

Cuando una instrucción en la PDP 11 direcciona el RH 11 para leer o escribir cualquier registro en el RH 11 o en algún
Drive, se inicia un ciclo de Unibus y los datos son dirigidos al o de
el RH 11. Si el registro a ser direccionado es local (se encuentra
en el RH 11), la lógica de control de registros permite el acceso al
registro apropiado. Si el registro direccionado es remoto (conteni
do en uno de los drives, la lógica de control de los registros inicia
un ciclo de control de Massbus. El acceso a los registros en el Drive por medio de la lógica de control del bus no interfiere con la
transferencia DMA la que puede llevarse a cabo simultáneamente.
Los registros locales del RH 11 especifican parámetros tales como
dirección del Bus y contador de palabras, mientras que los registros del Drive especifican parámetros como dirección deseada en el
dico, información de estado, etc.

La línea de datos de DMA funcionalmente consiste en el Bus de datos Massbus, la memoria SILO y la lógica de NPR del - Unibus.

La figura 2 presenta un diagrama de bloques simpli<u>fi</u>
cado de la línea de DMA con un sólo Unibus.

Los 3 comando de transferencia de datos que pueden ser llevados a cabo por el RH 11 son escritura, lectura y checado de escritura.

Antes que cualquiera de estas operaciones ocurra, el programa especifica una dirección en memoria (MA), una dirección de cilindro (CA), una dirección deseada de sector y pista (DA) y el número de palabras. La dirección de Memoria representa la localidad de memoria donde se iniciara la lectura o escritura. La dirección de cilindro deseada es la posición en la que la cabeza deberá posicionarse.

El sector y pista deseado representa la dirección de inicio en la superficie del disco donde los datos serán escritos o - leídos.

co.

· El número de palabras a ser transferidas a o del dis

•			
•			
•			
•		•	



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

CAPITULO VII: APLICACIONES

DR. VICTOR GEREZ G. JULIO-79

CLUTTER CONTROL OF VACUUM DEPOSITION PROCESSES

R. H. Centner and R. A. Vilson Sendir Research Laboratories Southfield, Michigan

ABSTRACT

With the edvent of the low cost minicomputer, full automatic control of vacuum deposition procases appears both technically feesible and ecosocically attractive. To date, vacuum deposition processes have been largely controlled manually, although simple controllers have been available for controlling portions of the process such as the vacuum pumpdown and the deposition rate during evaporation. Automatic control promises to improve process officiency and performance, and to improve the uniformity of the resultant prodocts, while freeing personnel from routine operating tasks. The approach to computer control of vacuum deposition processes (evaporation and sputtering) is discussed, and the concaptual design of an automatic process controller based on a minicomputer is presented. The seventages of automating these processes are Turkewed.

INTRODUCTION

This paper discusses the application of a small digital computer, or minicomputer, to automatic control of vacuum deposition processes. Included are the establishment and control of the vacuum applicament, nontrol of the evaporation process, control of the application process, and control of a number of lesser functions related to these processes. Emphasis is placed on discussivity of applying a dedicated computer to the control of a single vacuum seposition system, although of course other computer/deposition-system relationships may be preferable under certain direcumstances.

In the following sections the control requirements for the vacuum deposition processes ere reviewed, together with the present methods of control and some of sheir disadventages. The approach to computer automation of these processes is then described and the conceptual design of an automatic controller is presented. Finally, it is shown that computer automation lands to improved system africations and faring ence, improved product uniterative and the framing of personnel from routine operating cases. All of these are ultimately reflected as economic advectages.

Ē

The following discussion of control requirements and controller design concepts is specifically oriented toward the batch-type vectors deposition system. Obviously the same teneral approach can be also applied to the automation of an in-traction system, although the specific control functions will differ somewhat.

VACUUM DEPOSITION PROCESS CONTROL

Control Requirements

The basic vacuum deposition processes covered in this paper are thereal evanoration and sputtering. These two basic processes encourage quite a number of different operations, including:

- (1) Vacuum cycle control
- (2) Frameure control
- (3) Substrate conditioning
- (4) Evaporation source control
- (5) Sputtering control . .
- (6) Glow discharge cleaning
- (7) Substrate rotation
- (6) Bell jar and bese place cooling

Each of these functions is a somewhat independent Operation, although they was be appropriately grouped and coordinated to yield the desired process asquence. Each of these operations requires control functions. In some, the control is based on the behavior of a sensed parameter relative to a desired or setpoint vilue. Freesure control and hate place and hall for cooling are examples of this type of control. In other cases, control is based on a tired sequence, as is generally the case for sputtering and slow discharge classing. Evaporation source control is an example of an operation there both bases of control are used: the suck power level is normally maintained for a timed period, whereas during actual desposition source power is usually controlled to yield a specific deposition rate until a specified film thickness is schieved. During the process control sequence, most of the items listed require only simple oncoff type control of solenoid valves, power supplies in which ... the voltage or current levels have been pre-set. and hotors. "Pressure control" involves adjustment of a variable valve, while substrate conditioning and evaporation source control may involve the control of variable power supplies. Thus, a vacuum deposition process may include a number of steps or operations, but each operation by itself constitutes a relatively simple control requirement which can readily be automated.

Present Control Mathods

To date, vacuum deposition processes have been largely controlled manually, although simple controllers are presently available for controlling portions of the process. The latter are Contact continued the programs

hardwired, modular devices or units, each control-ling a single operation, and are generally limited to two areas: vacuum cycle control and evanoration source control. Evaporation source control is generally accomplished through the combined efforts of two modules or units. One is a monttor unit which determines film thickness and deposition rate, and provides a signal or contact closure when thickness reaches the set point value. The second unit provides a signal for controlling source power during the soak and deposition portion of the cycle, using signals from the sonitor unit as the basis for control during the deposition portion.

These methods of control have a number of distinct disadvantages as follows: Frequent attention by an operator is required during the. course or the process cycle or run. Even when the previously cited control modules are used. their operation is normally uncoordinated. When the vacuum cycle controller has astablished the proper environment, the operator is required to initiate the source control cycle or the actual "process". When the latter is completed, the operator must again manually initiate the return of the chamber to atmospheric conditions. Other auxiliary operations, such as glow discharge cleaning, must also be manually introduced in the cycle as required. Thus personnel who might be performing other casks are tied up in toutine equipment operation.

The high degree of operator involvement can also influence the process in at least two other ways. First, since the steps of the process must each be initiated by the operator, unmecassary delays may be incurred between the completion of ode operation and the start of the next, thereby reducing the efficiency of the process and increasing the overall run time. Second, since manual control of the process involves a certain degree of operator judgment in some of the steps, the possibility exists for variations in product quality of uniformity from betch-tobatch. All of these disadvantages are ultimately raflected in cost factors which would be improved by automatic control of the process.

Approach to Computer Automation

Automatic deposition processes has been technically feecomputers which have been available, however, have generally made such automation impractica and economically unsound. Exceptions to this are cases where the computer can be used to control a number of vacuum deposition systems, or where the computer can be used to control a deposition process in addition to performing other duties. The recent advent of small, low-cost minicomputers has changed the picture dramatically. Now an automatic vacuum deposition process controller based upon the use of a small dedicated computer and designed to serve a single system

appears to be both technically feasible and econonically attractive. It is to this approach that we now direct further attention. The next section describes an automatic controller based on this approach. The advantages of such a conon this approach. the sovernment section.

An Automatic Vacuum Deposition Process Controller

It was noted earlier in this paper that a vacuum deposition process is made up of a number of different operations, each of which constitutes a Straightforward energy problem. An automatic controller based on the use of a dieital computer can serve to presnize, coordinate, and control the execution of these operations.

Controller Functions: The automatic vacuum deposition process controller could be capable of performing the following functions:

- (1) Automatic vacuum cycle: control of the bell jar; the went, roughing, foreline, and hi-vac valves; and the ion tube filament. Protection of the diffusion pump from overheating and/ or excessive fore pressure.
- (2) Automatic pressure control: control damper valve to keep chamber pressure constant at a preset value for part or all of the operating cycle,

 $\phi^{(j)}$

1.11


- Substrate conditioning control: control heating (to bake or conditioning temperature), annealing, and cooling of the substrate.
- (4) Thickness-rate functions: using thickness input signal, calculate deposition rate and determine when thickness reatnes sat point values. These data would be used by the evaporation source control function.
- (5) Evaporation source control: control the cycle of nos of Dec sources (pour Fise, soak, deposition rate, and - chartery:
- (6) Sputtering control: turn on preset filament, anode, and target power supplies at programmed point in cycle and maintain for timed sequence. Monitor target current while spurtering. Interrupt timed sequence and sound alarm if current drops below a preset
- (7) Glow discharge cleaning: turn a fixed power supply on for a preset time interval at any of saveral pre-programmed points in the cycle.
- (8) Substrate rotetion: turn substrate rotation motor on and off at predetermined points in the cycle. Fixed speed (manually variable via control not provided).

- ds/18. in note (9) Bell jar and base place cooling: turn coolent system on and off. Turn on whenever sensed temperature extends a cet point value.

Controller Description: The automatic vectom deposition controller would be based on a small digital minicomputer with a read-only majory. Figure 1 is a block diagram showing the relationship of the controller to the vacuum deposition system, while Figure 2 is a simplified block diagram of the automatic controller itself.

etc.) could be introduced via the thumbuhael switch. (Alternative methods of introducing these inputs might include: (1) potentiometers, whose output signals would be sent to the computer via the multiplemer and analog-to-digital converter and (2) a punched card and card-reader arrangement.)

On-off type manual imputs, such as "cycle start", "automatic recycle", and "reset" would be introduced to the computer by means of a status register. On-off signals from the process, such



ARALOG

MUTUT

DIGMALS

VARIABLE

MUTUT

MARABLE

MUTUT

MARABLE

MUTUT

MARABLE

MUTUT

MARABLE

MUTUT

MARABLE

MUTUT

Pigure 2 - Simplified Automatic Controller Block Diagram

The sutomatic controller would be fitted
with a front panel typically containing the
following: An analog mater and a digital
(fixie tube) readout, each with a function selector switch; a four-digit thumbwheel switch with
function selector switch; several toggle and pushbutton switches; and a number of exatus or indicator lights.

The unit would have connections at the rear for all input signals and for enalog and on-off type output (system control) signals. All variable input signals from external sources are assumed to be enalog do voltages. These would include pressure, temperature, and thickness signals. Normalizing emplifiers would be provided to adjust the relative voltage levels of those signals. The normalized signals are fed to the computer by means of a sultiplexar and an analog-to-digital converter.

Variable parameters to be displayed could be read out either on the mater or on the distral display. Variable inches which are introduced manually (set paints, sonk power, rise times, as from bell-jar hoist limit switches will be handled in the same way. Two types of control outputs are provided: Digital-to-spales convertors provide analog voltages for functions where variable control signals are required. On-off type control signals or contact closures are provided for the operation of solenoid valves and solenoid-operated shutters, turning preset power supplies on and off, operating bell jar hoist and substrate rotation motors, and in fact most of the system control functions.

The input and output interface circuits would be mounted on plug-in cards and housed in unused space in the computer cabinet. The entire automatic controller could be packaged in a small banch-top cabinet, or as a small rack-mounted unit, occupying lass than 24 inches of panel height.

Once the various manual inputs are set, normal operation of the system consists simply of pressing the "cycle start" button. No further attention is required until the automatic cycle has been completed and the bell jer has

7

been raised. Provisions for reset and other controls would be provided, however, for use when minual intervention is felt necessary.

Advantages of Computer Automation

Computer automation of the vacuum deposition processes has significant advantages with respect to either manual control or the use or separate modular units to automate the control of individual operations.

Figure 3 illustrates the cost advantage of computer automation of the vacuum deposition process, as compared with the use of a number of individual bardwired control modules to accomplish the same objective. The diagram shows relative controller cost versus the relative degree of automation. The cost versus features automated for the modular approach will rise at a fairly uniform tate. The cost of computer automation of only a single operation would be rather high, wince it would include the cost of the computer itself. Automation of additional features costs relatively little, however, since this mainly involves a revision to the computer program and the addition of appropriate interface circuits. The crossover point at which the cost of computer automation drops below that of the modular controller approach occurs when only a relatively few operations are to be sutomated. Modular controllers are not known to be available at present for some of the features included within the scope of the automatic vacuum deposition process controller described herein.




Figure 3 - Cost Versus Degree of Automation

The computer automated controller also results in a number of performance or operational advantages:

- (1) Flaxibility: For the user having varying process requirements it offers flaxibility. The operations of the sequence can be quickly added, deleted, and otherwise altered, and set-points can be established by means of switches and other controls on the panel of the automatic controller.
- (2) Process Repearability: For the user making the same project repetitively, it offers a high degree of process repeatability, once a given sequence has been established and est-point values have been set, resulting in uniformity of the resultant product.
- (3) Process Efficiency: The automatic controller will provide amouth and rapid transition from one operation of although the process to the cext, completing the cycle or run in a minimum of time and thus enhancing the efficiency of the process.
- (4) Personnel Advantages: Once the sequence and set-point values have been established, the operator is only required to press the "start" button, and the complete cycle will be executed wistended. Thus personnel are freed from routine operating tasks.

All of these are ultimately reflected in economic advantages of automatic computer control of vacuum deposition process.

CONCLUSIONS

Although vacuum deposition processes require a relatively large number of control functions, each function is reasonably simple and lends itself quite readily to automatic control techniques. The advant of the low-cost minicomputer and appears to make computer automation of vacuum deposition processes both technically feasible and aconomically attractive. Automated control offers a number of operational advantages over presently used semiautomatic control methods, many of which are ultimately reflected as additional aconomic advantages. Hence it may be expected that computer automation of the control of vacuum deposition processes will achieve growing importance in the near future.

•

Batch Control with a Minicomputer

R. YOUNG, Emery Industries, Inc. and D. E. SVOBODA, Jackson Associates

At Emery Industries, a minicomputer controls bargh production of chemicals, consisting of esterological reactions of fatty acids with algebraic functions of the mini-system range from simple algebraich monitoring to ddg. The authors describe the name ware and software for a system that demonstrates the minicomputer's value as an economical field ible, sophisticated production tool

FOR PROCESS APPLICATIONS, it's often more economical to design the control system around a digital computer rather than hardware logic components and analog setpoint controllers. Prices of minicomputers start at \$1,000 to \$4,000 without core memory; therefore, for all but the simplest systems, the cost of the computer will be less than the cost of the hardware it replaces.

In addition, the overall effort required to design computer software (even with assembly-language programming) is less than that required for equivalent hardware, and the computer programs are easier to migdify. Sophisticated control algorithms that can reduce operating costs—but which are difficult to implement with hardware—can usually be programmed for a computer with little difficulty.

The process control system described in this article performs a variety of functions typical of computer-based systems. These functions include contact-closure input and output, analog input and output, direct digital control (dde) of analog process variables, timing and sentumeing of process events, and logging of process canables and events. The computer hardware is discussed first, followed by an explanation of programming techniques.

Hardware for the mini

The computer control system (shown in the figure) is built around Digital Economics PDP-51, computer and Peripheral Equipment's 7520-9 magnetic tape unit. Additional equipment consists of analog-to-digital (A/D) and digital (o-vincing (D/A) converters, contact alosure inputs and outputs a time-of-day clock for event longing, a 50-Hz interval

timer which provides the time tone for the cutire system, a stail down the a newspewriter for forcing. Operator messages are presented through an anumerator panel

The computer memors holds the control program and the parameters associated with each product that will be manufactured. The magnetic-core memory consists of 11th 12-bit words, and has a 1.6-microscoul exclusive.


Computer I O rachters consist of 12-input and 12-output data inner. Data can be selected and placed on the output lines or accepted from the input lines at appropriate times, under control of the program. In addition, six address lines are used by the external logic to make input or output data to or from external equipment such as contact-closure sensors and 10 A convertors. Control lines that can be pulsed or tested by the program synchronize the external logic with the control program.

Contact-closure inputs are arranged and addressed in groups of 12 that correspond to the 12-output data lines or the computer. DC input circuits consist of RC filters to take out contact-bounce noise) followed by Schmitt inggers (to convert inputs to logic levels. AC inputs pass through isolation transformers and diedes for conversion to de. Contact-closure upputs include signals from the annunciator parely operator pushbuttons, volve-position limit switches, and level detectors.

Contact-closure mitput hardware consists mostly of sulid-state devices, trace for ac output and transistor existence for de couput. A few relays, driven

Probable Probable

Function Clos



by transistors, are used where continuity is desirable in case of a logic power supply failure. The contact-closure outputs are also arranged in groups of 12.

Each contact-closure output has a storage flipflop which receives and holds the data from one of the output lines. Groups of contact-closure outputs are selected to receive data by codes provided on the six address lines. The outputs include signals to the annunciator panel, motor start/stop signals, and signals to solenoid-operated pilot valves that supply air to the process valves.

Analog voltage inputs are multiplexed to an A/D converter, changed to binary numbers, and put into the input data lines of the computer. Process variables such as temperature, pressure, and flow are entered into the computer via the A/D converter. Manual setpoints toperator-adjusted potentiometers) also pass through the A/D converter.

The D/A converters accept binary output data and produce coresponding analog voltages. A separate converter is used for each analog output, with a range of ±10 volts; each D/A converter has a separate six-bit address. Analog output voltages go to panel meters which display process variables, and to the tree-to-pneumatic (E. P) converters which provide air to throttling control valves.

The interval timer generates a time-interrupt signal for the computer every is all a second, the basic timing for requesting of the process. The timer also provides a reference to interval and derivative control in the deleters.

The stall alarm consist of two 10-millisecond timers that can be reset by the program. The timers must be reset so that at least one is always running, otherwise, an alarm signal is produced. If a program error or hardware malfunction alters the normal sequence of the program, the timers will not be reset often enough, thereby actuating a stall alarm.

The teletypewriter and clock are used in a conventional manner for event logging. Time in hours, minutes, and seconds can be read from the clock and printed by the teletypewriter with a typical message: 08:16:57 THERMINOL FROM ESTERIFIER LOW FLOW.

Software for the mini

The computer programming, or software, regulates the operation of a computer-controlled process, and constitutes a major part of the design and development effort of such a system. Some of the general tasks for Emery Industries' computer can be mentioned; they are typical for a control computer that is applied to a batch process.

Depending on the product's requirements, the software sequences the valves, provides timing, and monitors the status functions that determine when steps should be taken. The computer checks six variable and 14 logical (yes or no) "endpoints," any combination of which can control the duration of a step or the branching to one of several possible next steps. Computer software must also check a total of 50 temperatures, manual valve positions,

and other status signals that show the system is operating normally. Critical status errors can stop the chemical process.

100

The annunciation function of the software puts out printed messages (on the teletypewriter) concerning the status indicators and program flow. A self-checking function detects and annunciates computer malfunctions.

It's impressive that the minicomputer has sufficient capacity for all of these functions. The key to fitting them in was the careful organization of the software into subroutines, besides the normal advantages of easier troubleshooting and simplified program changes an important feature of subroutines for this application is that a subroutine can be called many times during a program sequence, which tainimizes the total required number of program statements. For a program of routine operations but unique sequence and duration of the operations, this approach greatly shortens its length.

A general principle of the software organization: every function which is routine is a subprogram, and only those functions unique to the particular chemical product remain in the main program.

One operation illustrates the application of this principal. Changing the combination of the 47 on-off valves of the process system can happen as many as 30 times during the batch process. A change takes two program statements, a valve-change subroutine call followed by an encoded combination. The valve-change subroutine decodes the combination, selects the valves to be opened or closed, and produces a valve-change message which gets printed by the annunciator subprogram. Finally, the proper valves are actuated by the update subprogram which does all I/O functions.

Time-sharing is another familiar tool that has been applied in this system. Simultaneous operation of functions such as output printing, system error detecting, endpoint detection, and dde was deemed necessary; therefore, a time-interrupt system for time-sharing was devised. The executive control program is divided into 15 remail time slots each of which contains parts of the programming. Four passes per second through the 15 slots are remuted for the execution of all statements. At the end of the first has second interval within each slot, the contents of the accumulator and the address of the next statement to be executed (in that particular time slot) are saved by the executive before going on to the next slot, and on to the 15th.

At the start of the corresponding time slot during the next 4 second pass, the accumulator is restored by the executive and the program proceeds as if the interruption had not taken place.

An executive "fork control" subroutine (an un-

conditional jump) permits programming in one slot to alter the flow of that in another slot. Parameter values in one time slot can be read or modified from another slot.

The dde loops go into a single time slot. These loops are the digital-computer equivalent of analog control loops that operate valves. Five valves control nine process variables. Each loop has setpoint inputs from the main program and process variable inputs from the update program. The control algorithm resembles that of a normal analog loop, except that summation replaces analog intergration and digital differentiation replaces analog.

A "time-up" control panel permits rapid optimization of various constants for these loops. Considering the computer speed and the time constants of this application, the dde control is indistinguishable from analog control but it is much easier to tune and modify.

Because of possible failures, saleguard procedures have been included in the software design. Manual takeover of any valve or any dife-loop setmont is possible; these options are designed so that automatic control can be reestablished smoothly.

For safety as well as convenience, all of the above software is stored on magnetic tape which is read into the computer by a sample inader program. Normally, all subprograms remain in the computer core and only the main program is read in at the heginning of each chemical process. Provision for updating the magnetic tape is also part of the software.

In Emery Industries' system, every phase of realtime computer usage is represented—from simple alarm-point monitoring to unattended direct digital control with self-checking features. The system has been designed so that the operator can interact with the control system to alter setpoints if necessary, or adjust the control system to handle process upsets manually if the need arises.

Some of the software concepts borrowed from computer time-sharing technology (which permit many subroutines to be activated simultaneously), contributed to the flexibility of the system. This organization permits a new main program to be written for an entirely new product with a minimum of effort, inasmuch as the main programs consist primarily of a sequence of calls to the various utility subroutines, along with their required endpoints and setpoints.

Dr. Robert Young & Director of Engineering at Emery Industries, Inc., Cincinnati, Ohio: Dr. Dean E. Svoboda is a consultant with Jackson Associates, Columbus, Ohio. Article is based on paper presented at the Conference on Solid-State Devices for Industrial Applications, sponsored by IEEE with ISA as a cooperating society, Cleveland, 1970.

Where to state the state of the

Part 5 Process Control Applications Including Direct Control, Supervisory Control, and Advanced Control

Introductory Comments

Automation in the process industries has been under way for many years. The variety of applications is extensive. Early-systems tended to use a rather large process control computer to implement many applications in a single-plant. The advent of the minicomputer has provided an alternative, trainely, the dedication of a minicomputer to a single task or, at most, a small number of related tasks. This approach to automation has been termed "islands of automation" at appeared to overall as integrated automation of a plant. This leads, of course, to an alternate set of problems, intercomputes communication, since various minicomputer applications will be required to share information concerned with resources, orders, etc.

The papers in this part describe the various control applications that arise in industrial processes. They are selected in order to illustrate the variety of problems, the variety of control, theory, and technology that can be applied, and the problems of implementing such systems. The first paper by N. J. Mouly describes in some detail various applications in a typical process plant which provide apportunity for a great variety of different control theories to be applied. The organization of such a complex control system is important, for it may mean the difference between success and failure in any specific instance. Monly-describes the way plants are pagenzed and from controls themselves must be organized in order to provide an effective system.

The second paper by T. Mr. Combardo describes control at the lowest level, mainty-mirect control where the function of the computer in to directly manipulate valves, voltages, etc. in the plant. Of importance here is the integration of the operator into the control system as well as the constraints imposed by fallability. In particular, the design of the application must take into account the backup of the control system, the to called set point station, which may be used to switch between computer control and manush control and which introduces greatly the organization of the direct digital control system. This paper also illustrates the variety of input/ output devices through which a minicomputer must communicate with human beings and the process. The third paper, by S. H. Gautier, M. R. Hurtout, and S. A. E. Rich, gives an alternative

istered on

view or computer Control. They stress the experience that has been gained from controls installed in over thirty cement plants and disease operator communication, interfacing, and hardware and software problems in detail.

The last two papers look at smaller process control systems. E. Br Dehlin discusses the application of a minicomputer to the control of balls weight and maintain over paper mechine. The important result in this paper is that a dedicated application such or this stiff requires a rather complete hardware/software control theory system to make it effective. That is, in addition to the implementation of the feedback control eigerithms themselves, additional techniques for determining appropriate parameters of the system and design of the resulting controller parameters are accommy ingredients in minicomputer software. This, coupled with appears communication requirements, traplies that every in a dedicated application are overall system must be very constitutered in the design. The contributes discussed in ship paper are an illustration of one of the Dest applications of minicomposers in the process industries.

The last paper, by C. P. Procht illustrates the use of control theory imminicomputers, which cannot be economically applied without a digital computer. This is in contrast to many applications where the computer duplicates the function of an analog control system but perhaps at lower cost. Through the use of fact time rimulation relatively complex problems care be volved readily in all Office manner.

The overall futche of this part is to illustrate that the variety of explications that combe implemented with minicomputers in the process control eres is limited only by one's imagination. However, successful implementation domands a rather-chorough systems and statistical than hardware-end-control to the hardware-end-control ware, and the sharty necessary to export the application.

Bibliography

- [1] "In-plant sensors bein schedule work and watch costs in bress rod mill," R. U. Aronson, Contr. Eng., vol. 17, July 1970, pp. 40–43.
- [2] "Control problems in papermaking," K. J. Astrom, 1966 18M Scientific Symp. Control Theory and Applications, pp. 136-181.
- [3] "Goel: five paper machines under computer control," J. N. Beirstow, Contr. Eng., vol. 16, Jan. 1969, pp. 120-123.
- [4] "Oynamic control of the coment process with a digital computer system," T. Bev. C. W. Ross, J. C. Andraws, and J. L. Gilliland, IEEE Trans. Ind. Gen. Appl., vol. IGA-4, May/June 1968, pp. 294–303.
- [5] "Attentic Richfield automates for safety and afficiency," W. B. Bleskley, Cil Gar J., Apr. 19, 1971, so. 110-113.
- [6] "The digital computer in real-time control systems," A. S. Buchman, IEEE Trans. Aerosp. Electron. Syst., July 1970.
- [7] "Minicomputer grades steel strip on-line," H. S. Drewry and W. R. Edens, Instrum. Technol., Jan. 1971, pp. 49-63.
- (8) "True computer systems play a big role in pipeline control," Oil Gas J., June 21, 1971, pp. 130-137.
- [9] "Economic justification for digital control of a batch process," R. G. Fritchie and E. F. Schagrin, Contr. Eng., vol. 17, July 1970, pp. 54-56.
- [10] "On-line sampling saves valuable ore," F. W. Glow and S. J. Bailey, Contr. Eng., vol. 18, Jan. 1969, pp. 117–123.
- [11] "Direct digital control at Lone Star's Greencastie, Indiana, plant," D. L. Grammer, IEEE Trans. Ind. Gan, Appl., vol. IGA-6, Supt./Oct. 1970, pp. 480–487.
- [12] "Computer control of motor gatoline blanding," B. J. Lether, 1967 Comput. Cant. Proc.
- [13] "Automation in the steel industry," A. Miller, Automation, Nov. 1966, pp. 7-14.
- [14] "Survey of real-time on-line digital computers," H. H. Rosenbrock and A. J. Young, Proc. 1966 IPAC, 2nd Congr.
- [15] "Process performance computer for adaptive control systems," F. A. Russo and R. J. Valek, IEEE Trans. Comput., vol. C-17, Nov. 1968, pp. 1027–1037.
- [16] "Minicomputers rethink NC," J. E. Senford, Iron Age, Feb. 18, 1971, pp. 53-57.
- [17] "Sequence control for batch only merization," F. H. Schreiner, Contr. Eng., Sept. 1968, pp. 96-100.
- [18] "Sumpless transfer under digital control," R. Uram, Contr. Eng., vol. 18, Mar. 1971, pp. 59-60.
- [19] "Modelling and programming for direct digital control," Q. V. Woodley, ISA J., Mar. 1966, pp. 48-54.

In holiceión

RAYMOND J. MOULY, BENIOR MEMBER, IEEE

Abstract—A current our control of system engineering in the glass industry if presented. The central thome is sheet systems engineering in the technique change which the protess of our time—the information revolution recomplified by the digital computation exemption by the digital computation exemption by the digital computation exemption.

Systems conjuncting its entering and having processed, and the production system is defined as a pyramidal, niverselved attentive, Process models which have been developed primarily for control purposes are favfawed; examples of theoretically or experimentally developed models are given. In computer sentest explications at major trend is even toward extensive integrated west more information presenting systems consisting of several computers connected through a communication network. The development of the beautiful and the beautiful and the beautiful and the beautiful process of the several system.

I. INTRODUCTION

A BOUT 200 years ago, the invention of the street engine marked the legisling of the first industrial
revolution. The mechanical age had begun, characterized
by, in the words of Malastan [1], "the technique of ingmentation that is the exerce of machine technology."
with its emphasis on the individual tentral of the longmental parts without marked concern for their interaction and the behavior of the process as a whole.

The methanical age is now sending. We are living in the mi "electric age." The information revolution—the process of our time—is taking place, forcing us to reshape and restructure our processes and to make incomply from fragmented, clow, and informat control practices to a philosophy of global, instantaneous, and systematic torstend

These statements provide the background for the survey that follows. It consists of three major parts. First, in Bostion II, some fundamental systems engineering concepts will be reviewed. Then, in Bostion III summples of the application of these concepts in the glass industry will be presented: Finally, in Soution IV the sole of human factors in systems angionesing will be discounted in a general way.

II. GENERAL SYSTEMS ENGINEERING CONCESTS

A. Definitions

What do the terms "sertems and sentence engineering" mean? There are almost as many definitions as there are writers on the subject. The concept of systems is an ancient one. As early reference can be found in this quotation from

Manuscript received December 21, 1968. This paper was presented at the 5th International Congress on Glass, London, England, July 5, 1968.

The author is with the Technical Staffs Division, Corning Class Works, Corning, N. Y.




Fig. 1. Physical system design approaches.

A modern definition [2] reads as follows: "A question of interacting elements that operate to achieve a common goal." Systems engineering is the art or the technique of building systems. This, in itself, would not be a new activity were it not for two factors which characterize systems angineering and set it apart from conventional engineering. The first factor is the formal awareness of the importance of interaction between the parts of a system. The second factor is that operate or implies integration. It says that the whole is more than the sum of the parts

Designing a system consists of translating a task easterment into a specification of the system to be built. There are two fundamentally different approaches to the system design problem. They are no defined by Athans [3], the direct or advice approach and the usual or standard approach (Fig. 1).

The direct approach is often referred to as the art of engineering. It consists simply of building a system which does the job. The direct approach is acceptable for small systems, but as systems become increasingly complicated and extensive, it is frequently inadequate if optimum design is to be achieved. In addition, the risk and costs involved in extensive experimentation might be prohibitive.

The usual or standard approach is the technical or scientific approach; it begins with the replacement of the real world problem by a problem involving mathematical relationships. In other words, the first step consists of formulating a suitable model of the physical process, the system objectives, and the imposed constraints. Simulations of mathematical relationships on a computer often play a vital role in the search for a solution. Various afternative designs can be compared and evaluated. Then, and then only, a system is built.

Practically the design of a large and complex system is often achieved through the combined use of the direct and the standard approaches. The direct approach is likely to be used in the structuring of the whole system, whereas the standard approach will be taken for the design of

various components. The standard approach has been extensively used by engineers for the design of control systems.

The manufacturing process is the system we are interested in. I shall discuss its nature from a systems engineering viewpoint and particularly examine the role of the information network and show how it relates to the economics of process control.

De Wistorchical Process Control [4], [5]

The manufacturing system, whether it he a major process, a plant, a multiplant operation, a company, or even a
whole industry, can be looked at a the pyramidal structure shows in Fig. 2, consisting of two limines elements;
the physical process and the controller. The controller's
function is to an impulate the plant in order to optimize
the process with respect to the manufacturing system-objustives.

Semanhat arbitrarily, a hierarchy of three interacting control functions can be identified. At the first level, we find the process control functions which include the single-and-multiple variable control activities qually associated with the control of process units. Randoction control at the extend-level, in the guidance for the utilization of production facilities; it covers such activities as scheduling, investory control, cost control, and invoicing. The management control functions at the third level include the setting of objectives to be achieved by the system within the constraints of policy.

Desiring the hierarchy of control levels, we can identify a hierarchy of control functions—regulation, optimization—as deptation, and self-inganization—as we move toward the top of the pyramid. It can also be observed that, as we observed the highes levels of control the emphasis on the physical variables decreases as the economic variables play as increasingly important sole in the decision-making or control functions.

Other important characteristics of the control system are the dearening frequency of the controller action and the increasing complexity of the decision making process as one rises through the hierarchy of control levels. It should also be pointed out that control problems at the lowest level are essentially those of a deterministic system, whereas as one rises through the hierarchy, the nature of the problems becomes ingremointly probabilistic.

This hierarchical control structure can be identified in most industrial processes although not always in a systematic form. We find that machines, such as controllers, sequential control systems, etc., are carrying out automatically some of the control functions at the lowest level of control, but that make the functions at the lowest level of control, but that make the function of the control functions. In the control systems, sechedulers and managers). All, if the control that the function of the control of the information network of the system.




Fig. 2. Plant functions.

The importance of the information network within the manufacturing process cannot be everemphasized. It is the information relates the other five process networks: materials, orders, many, presumed, and capital equipment [6].

Efforts to automate present control with the application of process controllers. Little and be done at the higher levels matted the beginning of a new era. This conditionation the digital computer marked the beginning of a new era. This conditionation to the digital computer marked the beginning of a new era. This conditionation to the digital computer marked the beginning of a new era. This conditionation to the digital computer marked the information revolution, which has already deeply affected our concepts of process control, has developed along two somewhat distinct paths. On the one hand, with the availability of data processing machines, attempts have been made to automate part of the control functions at the third level. Goods other hand, during the part 10 years, computers have mervacingly penetrated the industrial process production south field no the first and excord-levels.

Today, the amilability of reliable on line process control computers maker it possible to affect in real time the entire information network of the production process and to implement integrated evators that will perform control functions at all keeps of the hierarchy. Such systems are technologically feasible. Why should they be implemented? Technological framibility is not enough. Personal assertable incentives must exist if the technique is to be applied extensively by competitive industries. In order to answer the question, we should examine the nature of the relationship that entire between the processing of enerol information and the economics of the process.

C. Process Control and Process Economics

We know, intuitively, that there is a relationship between these two subjects, but it is only recently, however, that the quantitative nature of this relationship has been established. Trapeznikov shows in a recent paper [7] that controlling a process consists in ordering information.

The process consists in ordering information.

218

Fig. 3. Process effectiveness—control information curve.

entropy of the system will increase. The purpose of controlling the process is to counterest the growth of disordering Control is work for ordering.

A fundamental relationship relates the system of ficiency to the amount of control information I

B, being the measure of the degree of disorder in the system associated with the amount of control information I.

Efficiency should be taken here in a very general sense, and in particular, it can be looked at as profit. The relationship, illustrated in Fig. 3, can be looked at as a formal expression of the "low-of-diministing returns" or of the "control systems. It is quite similar to the familiar 5 chaped relationship between return and effort expressed in monetary units.

Important practical conclusions can be drawn from these considerations:

- 1) Descriptioners increase repidly of first with increasing knowledge, but because of the basic non-linearity of the relationship, the intestment in control should not exceed a certain economically justifiable local.
- 2) In ander to achieve the maximum overall effectiveness, it is necessary to attain the same degree of effectiveness at all levels.
- 3) So the the entermatic control of information as the higher has been received little extension as resultionally, the major function of instrumentation and control engineering has been to increase the ordering of information at the process control level, the first level of the control hierarchy. The automatic coordinated control of major units has not progressed as rapidly, basically because until recently no control tools were available to process reliably control information in real time. It should, consequently, he are also be a large than the higher levels would be large because of the information higher levels would be large bound at the mission of control.

III. STATEMS ENGINEERING IN THE GLASS INDUSTRY

I shall now review specific examples of applications of systems engineering concepts in the glass industry. I shall focus on two subjects—process modeling and computer control systems.

A. Process Models and Modeling Techniques

The plant or process is the central and most fundamental issue. In process control, knowledge of process behavior comes first. Models which represent the essential aspects of the process are needed in order to apply the standard approach to systems design.

representation of a process or endeavor that shows the effects of those factors which are significant for the purpose being considered" [8]. We shall not consider either physical scale models, such as tank models using viscous solutions [9]-[11], or activity models, such as PERT, but will discuss only models in which mathematics is used to describe the salient features of the process behavior and which are intended primarily for use in the synthesis of control systems. The mathematical relationships of interest are those which relate the process inputs, manipulated variables, and disturbances to the intermediate variables and outputs (Fig. 4)-14 is constituted for process control problem applications—that these relationships account for the discousies behavior of the system.

Models can be obtained to the recentianly according to the techniques through which they are developed. Experimental mainting [10] requires the observation of the process variables in order that the state of the process may be recorded under a variety of conditions. Intentional perturbation of the process through the manipulated variables and impate is usually recovered to obtain accounts relationships. The stand is terrail the increasing are of automatic data condition and processing techniques to determine the quantitative relationships that mist between the process variables.

In the process is built by writing the exact equations which govern the behavior of the process reconservation of mass, energy such momentum and the fundamental equations of beat-transfer and fluid flow.

In any case, the validity and usefulness of the model generally depend heavily upon the ingenuity of the model builder, his clear understanding of the purpose of the model and his prior knowledge of the process.

Several examples of experimental and theoretical models developed for the design of control systems in the glass industry will be reviewed in the following.

1) Unite Tubing Process Model [13]: This first enumple is one of an experimental model. The problem is to develop an enterministic discovery and the develop of transaction of transaction of transactions.

The process is shown in Fig. 5. Class is delivered to the forming process through a refractory ring placed at the

In ho da ceion.




Fig. 4. Basic process.




Fig. 5. Vello tubing process.

bottom of the bowl. Air is blown through a pipe in the center of the ring while the tubing is drawn by a pulling machine. At the end of the runway, a cutting machine cuts the tubing into tubes of proper length.

The reperimental mathematical model woul to desocilar this present equivists of two parts. The first part is a
set of linear, incremental, differential equations expressing
the relationships between the manipulated variable, value
positions the intermediate process variable, feating pressocial and the controlled variable dispeter. The equations
given below were obtained by experimental step response
techniques.

$$\frac{\Delta \text{ forming pressure}}{\Delta \text{ valve position}} = \frac{T_1 s + 1}{a T_1 s + 1} \frac{K_1}{T_2^{2} s^2 + 2 \frac{n}{4} T_2 s + 1}$$

$$\Delta \text{ diameter } \frac{s^{\frac{n}{4} - \frac{n}{4}}}{a T_1 s + 1} \frac{K_1}{T_2^{2} s^2 + 2 \frac{n}{4} T_2 s + 1}$$

△ forming pressure

The money part of the model is the statistical description of the enterolled variable. This is migricing in higher form of nower spectra and histograms. The power spectra. Fig. 4. characters the way the distincter materials occur. Significant him to make the distincter materials at the process of the proc




Fig. 6. Power spectra—manual and automatic control of tubing diameter.




Fig. 7. Vello tubing process with automatic diameter control




Fig. 8. Histograms of diameter error (a) Manual, (b) Automatic diameter control. (Note: a automatic = 0.5 a manual.)

These among models, incremental lift, antisk spections, and statistical models, were used in an analog computer simulation to evaluation number of possible control system configurations. The control system of Vir T was effected; it is a control of the high gain, beginning pressure is controlled by a high gain, beginning by an analog of the dismeter is controlled by a language, low-bandwidth loop.

The histograms, high trainmenteries the performance of the system under manual and submatic control. It is seen that the autocontic control system subsequents dismeter variations by 50 percent.

2) Ribbon Machine Process Model [14]: Two models were developed in connection with the design of a computer system for the automatic control of the dimensions of hulhs made on a ribbon machine (Fig. 9). These models which account for the process behavior, including the quality control sampling procedures, were used in a digital computer simulation to evaluate alternate control strategies.

The first model in the matrix in Fig. 10. It mondates mined experimentally and represents the relationships that exist between the most significant process variables.

The accord model was decompained for the end that early small, relatively infrequent samples of the end product quality can be obtained for feedback control. This problem was introducted in a digital computer simulation attady of a one-variable control loop with quality data used as the feedback measurement and a long transport delay as the significant process dynamic element. The process disturbances were simulated by the man of a assignable periodic disturbance and a random disturbance. This study indicated that the sample mean was the best indicator of average process performance and that the stability of the system is response to the assignable disturbance depended, only upon the control system design parameters.

The transfer of the basis of the endies. The automatic control of the low-frequency components of the error signal resulted in a significant reduction of the variability of the product dimensions.

3) Glass Touchilout. Another completed experimental madeling is given by Hortink in his investigation of the dynamics of a glass tank-(tō). When the composition of the bath in a continuous instance is changed absorptly, there will fall our absorption is the tank. Comparing this change in glass composition at the tank. Comparing this change in glass composition to the step absorpt in latter, the transfer faugtion for composition of the melting farance may be determined; two senses are considered with and without guillet return.

In general, the transfer function may be approximated by a transportation log T_2 and a first reduction with time constant x if the first showing the formula water ideally mixed the transfer function made incoming one Hode/o: time constant T_{-1} which is in the mean residence time $T_{-1} \cup IR$:

Carrens Carrens




Fig. 9. Ribbon trachine process.




Fig. 10. Ribbon machine process model.




Fig. 11. Kibbon muchine process computer control system.

Transpired




Fig. 12. Glass composition response to a step change in batch composition.




Fig. 13. Forebearth channel—cooling some cross section.

which clear in the foresee. The many smith we time can be estimated by dividing the forese phase T_L , τ , and T_M can give some idea as to what extent the glass is ideally mixed. The derivative of the step response gives the residence time distribution of the glass. Fig. 12 illustrates some experimental results.

For a furnace with a glass capacity of 200 tons and a pull of 96 tons/day, $T_{tt} = 50$ hours; the transfer function without cullet return consisted of a transportation lag $T_L = 3$ hours and a time constant r = 40 hours. With a cullet return of 50 percent after 20 hours, the transportation lag was 3 hours as before, but the time constant increased to 100 hours.

Duffine and Johnson jibi illustrate the methodology under construct a theoretical model based on physical laws of actors. The development of a theoretical model unally involves the following steps. It formulate the system equations based on physical laws. The physicap propriate boundary and initial conditions, and 3) solve the equations by analytical or numerical means.

The forehearth delivers the glass in an open channel from the furnace to the forming machine and conditions the glass to a predetermined delivery temperature by means of wind cooling and gas heating as shown in Fig. 13. a) Franchise the special differential equation for heat transfer of a flavoing transfer of trans

$$\frac{\frac{\partial}{\partial y}\left(k'\frac{\partial T}{\partial y}\right) + \frac{\partial}{\partial z}\left(k'\frac{\partial T}{\partial z}\right)}{\text{rate of energy input by}} = \frac{\frac{\partial}{\partial z}\left(\rho C_{\rho} V_{z} T\right)}{\text{rate of energy}}$$

rate of energy input by conduction and radiation

input by mass flow

$$- c, \frac{\partial T}{\partial t}$$
 (1)

rate of accumulation of energy

In deriving (1), the following assumptions are made.

i) Heat flow by radiation can be regarded as being due to a "radiation conductivity" of $8T^2/\alpha$, where T is the absolute temperature and α is the absorption coefficient for the energy of wavelengths corresponding to temperature T. The factor k' in (1) is defined as the true conductivity plus radiation conductivity.

ii) The effective conductivity k', density of slees l, and the specific heat of glass C, are not temperature dependent (hence not a function of the space coordinates).

iii) The velocity V. in the a direction (direction of flow) is not a function of z. Thus (1) reduces to

$$\frac{k'}{\rho C_s} \left[\frac{\partial^2 T}{\partial y^1} + \frac{\partial^2 T}{\partial x^2} \right] - V_s \frac{\partial T}{\partial x} = \frac{\partial T}{\partial t}. \tag{2}$$

Equation (2) is applicable only in the interior of the glass. To completely specify the system, appropriate boundary and initial conditions must be supplied. These are the following.

i) The temperature distribution on the glass-refractory boundaries at the bottom (y = 0) and the sides (z = W) of the channel are assumed to be time-invariant and linear functions of the space coordinates.

$$\frac{T(x,0,x)}{T(x,y,w)} = \phi_2(x,y) \text{ is specified}$$

$$T(x,y,w) = \phi_2(x,y) \text{ is specified.}$$
(3)

ii) At the interface between the glass and the gas (y = d), the boundary is a radiating houndary where the glass is exchanging radiant energy with the channel enclosure (refractory crown). Further, the gas in the space between the glass and the crown also exchanges heat with the system through convection and radiation. The equation for the glass gas interface is again derived based on energy balance

$$\left|\mathcal{L}'\frac{\partial T_i}{\partial y}\right|_{y=0} = \sigma P\left[T_{max}^4 - T^4\right] - h(T - T_{ass}) \quad (4)$$




Fig. 14. Melting system schematic.

where

- Stefan Boltzman constant
- F view factor derived with the assumption that the glass surface and the crown are two opposite infinite parallel planes
- A gas beat transfer coefficient
- T_{max}, these temperatures are inputs to the model and T_{max} must be either assumed or determined by measurement on actual forebearths.
- iii) Since glass temperature is symmetric with respect to the center of the channel (x = 0),

$$\frac{\partial T}{\partial z}\bigg|_{z=0} = 0. ag{5}$$

- iv) At time zero, the temperature distribution at some location A must be specified as an initial condition. Usually the temperature distribution at the inlet to the forehearth is given.
- b) Numerical solution. Especiations (2) (2) and the appropriate initial conditions completely appoint the system. The expectations are question differential especially of the problem, or approximate paracrimal columns in the bree that can be obtained. The expectation of the problem of abstract. The expectation of the problem of approximate the expectation of the expectati
- e) Application of the world: This model is applicable to the systematic design of a majorature secret existent for an existing foremerth. Studies can be made with the tradel to confine the system which will deliver glass at constant temperature to the foreign machine in the foreign distributions are the filler glass temperatures; ambient temperatures, and glass flow exceptanges.
- Multipution Modeling: One of the earliest examples
 of the application of modeling techniques to the analysis of

control system problems in the glass industry is given by Oppelt [17]. His paper presents a conceptual elementary multivariate dynamic model of a glass tank and suggests improved control strategies using feedback and feedforward techniques.

Omelast autrophy of theoretical acciding exacerns the making system illustrated in Fig. 14, consisting of raw-materials input and storage, batch mixing and storage, melting, cullet-recycles and control systems. The study made by Sting [18] is important in that it develops models for passess units, such as storage siles, mixers, etc., and demonstrates the use of their models in the analysis of systems design and approximation through simulation.

The first step in approaching the problem is to construct mathematical models for all the process units by taking one of the most important aspects of the entire process into consideration: the physical transformation of granular material.

A general model is developed which, when specialized, can be used to model silos, mixers, and mixing tanks along with other process components. This general model will be described briefly for a silo.

A silo is defined as a temporary storage device whereby granular material is dumped into the top, stored, and at some later time removed from the bottom. The model was developed under the following reasoning.

- a) The filled silo is divided into spaces of batch volume size (refer to Fig. 15).
- b) Associated with each space is a corresponding batch and its describing constituent vector.
- e) When a batch is removed from the bottom, all the batch constituent vectors above it move down one space.
- d) When the material is either entered or extracted, it is done discretely in time.
- e) Because of the mixing effect between adjacent batches, the output batch is some combination of any input batch.




Fig. 15. Schematic sile.

- All materials which are placed in the silo together bave equal or nearly equal densities.
- g) A batch of materials, or any part thereof, has a maximum and a minimum length of the silo to transverse, and this transversal occurs within some maximum and minimum number of output batches.

These assumptions, together with mass and impulse balance, yield the following set of equations:

$$Y(K) = \sum_{i=1}^{n} W_i(K) - X_i(K)$$
 (6)

$$\sum_{k=1}^{n} W(K) = 1 (7)$$

$$\sum_{i=1}^{m} W_i(K-i+1) - X_i(K-i+1) = X_i(K) \quad (8)$$

$$X_1(K) = X_2(K-1) = X_1(K-2) = \cdots$$

= $X_m(K-m+1)$. (9)

By substituting (9) into (8), then rearranging it, there results

$$W_i(K) = 1 - \sum_{i=2}^{n} W_i(K+i+1)$$
 (10)

where

- X_i(K) constituent vector of the material at the ith position in the compartmentalized allo, just prior to the kth output
- Y(K) Kth output batch constituent vector

 maximum range over which an input batch will

 be spread over the output batch
- W(K) the weighing value which designates the percentage of inputs that are in the output at time NT.




Fig. 16. Activity realms.

The weighing values are assumed to be of a statistical nature. The particular disturbance associated with the random variables of the model is dependent upon the particular silo to be modeled and the material to be stored. Thus the weighing values not only must satisfy the constraints imposed by (7) and (10), but also must be generated in accordance with the information extracted from the actual data obtained by conducting experiments on a particular silo. Once the weighing values are determined. (6) can be used to express the physical transformation taking place between input and output batches within the silo.

The second step is to combine all the component models into a "multisctivity system." Broadly defined, the model is composed of four activity realms (Fig. 16). The first realm defines the functions of the components of the process. The second realm defines the interactions and performs structure coordination. The third realm defines the supervisory functions (control), and the fourth realm defines the policy making and planning functions.

The complete system model for batch systems is amenable to digital computer simulation and has been used to investigate process design and control problems.

8) Conclusioner As is the case in other process industries, it appears that the lack of mitrible process social still remains the major obstacle to the implementa-/ tion of advanced control systems in the glass industry. As a rule, relatively appophisticated control correporate applied.

Although experimental techniques probably offers the best produced dimension in approach to the problems of process universities. Very matter tree image come activating of process universities. Very matter tree image come activating earlier and the matter tree image come be combined with modeling for unit design. Although the come of this approach is relatively higher and more time consuming the quantital gains for the sahility of appetual in application process automatic tree, high.




Fig. 17. Plant process control computer system.

Finally, name received to done in the mass of models inguided control technology for large patterns consisting of a humber of process units. A particularly important position, is the incorporation in the model of the economic and information of the model of the economic and information of the model of the economic and information.

De Octopatus Candrel Signicina

The essential role played by the controller of the manufacturing process, the information network, was discussed in Section II-B. It was stated that the computer technology makes it now possible to automate control functions at all levels of the hierarchy. It is within this framework that we will now survey, on the basis of scarce published information, the status of the implementation of such systems in the glass industry.

One of the first computer control systems implemented in the glass industry was mentioned in the section on process modeling (Section III-A). It is the process computer control system developed for the automatic control of a ribbon machine [14]. This system performs control functions only. The structure of the system is depicted in Fig. 17. Quality control information is entered manually and processed by a process control computer which in turn manipulates a number of variables on the forehearth and ribbon machine.

Another example of process computer control application is given by the control system used in the plants of the Owens-Corning Fiberglas Corporation. On the basis of published information, it appears that these systems are essentially process control systems performing first level control functions in the multing and delivery areas of the process, although some production scheduling might be effected in some instances [19]-[21].

Other supervisory control applications have also been announced recently by glass container manufacturers [22], [23]. Computer control systems are being used for the control of batching, melting, and inspecting operations at the Lakeland. Flo., plant of Owens, Illinois. The function of the computer is to supervise and monitor the entire process.

Record publication in high trend to the control and a




Fig. 18. Plant process control computer system with central control room.

stell I in Dombard. Mich. The process computer control system controls a float glass manufacturing process [24], [25]. The contact glass manufacturing and manufacturing these to 500 process variables. The real side of the contact glass in reduced process and manufacturing contact glass in reduced particular contact glass in reduced process and graphic panels can be identified. The searcity of recording instruments is apparent.

On the basis of these examples, it would appear that the glass industry, following the trend pioneered by other



Fig. 19. Central control room—Ford Motor Company (Dearburg, Mich.).




Fig. 20. Integrated plant control system.

process industries, is slowly moving, in an evolutionary fashion, toward computer-directed, central, process control systems.

It is believed that the trend toward integration will not stop at the process control level, but that production control and management control functions will progressively be included into the design of fully integrated on-line. real-time control systems. The discreme in Fig. 20 illustakes also serveture of a pusible integrated plant control companies based on incrinasi derignativam integrated system because it perferns both the sweets and production control functions on line and in-real time. The information from data solication easis report generation are highly automated. The current status of the entire plant is available on a minute to minute basis. This permin-the-effective implementationed-ulvamed management-techniques with decisions made on the basis of quantitarive information-available where and where needed. There is no evidence that such integrated control systems are in operation today although, as we mentioned previously, some of the existing control systems might already have developed to include some production control functions.

The series of diagrams, the last one in particular, also suggests a clear trend toward making computing power available as a utility throughout the system in much the same way as electric power is available today.

The integrated control systems approach should naturally be expected to affect our basic concepts of plant design and operation. In particular, it should be expected to have a very significant impact on the management and organizational structure of the plant. This is the subject that will be discussed in the following section.

IV. HUMAN FACTORS [26]-[29]

The emphasis of this survey has been so far on the economic and technological aspects of systems development in the glass industry. We have discussed problems relating to the development of the automatic control loop represented by the diagram in Fig. 21, symbolizing the physical process controlled by an on-line computer. But magnifecturing systems are man and machines, tied by a common whose components are men and machines, tied by a common goal. The findly attenuate support control of the function of the human terminations. Fig. 22




Fig. 21. The automatic control loop.




Fig. 22. The man loop.




Fig. 23. Man-machine system development.

suggests. Manufacture with the system through prostanding manual data entry, and instrumentation. He further observed the process to evaluate through the use of his intelligencer judgment, and values, the performance of the automatic control loop in relation to his other is of adequate or optimal systems performance.

Of particular consequence to these involved in development of integrated constrol systems in a second-for an amount of man as a component in man muchine systems whose developmental needs resemble shows of the machine or hardware components. Pluming for the design and development of human components of systems has not been as systematically pursued in the past as it might have been. Characteristically, systems were designed and development of assumptions were needs that the human components required either existed or could be found or combined to operate this systems. Only in relatively among the season of extremely armplex, military and accomponent within advance in a strength design and development of human system computerizes. In the

United States this is probably best reflected in the types of documents required of potential contractors for the development of complex man-machine systems. Qualitative and quantitative personnel requirements information (QQPRI) documents which specify the design and development of the personnel subsystem necessary for implementation, maintenance, and operation of these complex systems are required. This can no longer be an evolutionary development process. It must be planned and designed as the physical subsystem(s) is.

Fig. 23 schematically represents the man-machine aystem development cycle. Advanced of term development involves the initial at tensors and systems objectives and Culturality in missing reading to the arriginarity of operational functions to mere and engelines. Exercishis parallel anarose of development to the point at which the completed components are assembled for testing and training in-propagation for operation. Although not openified in Fig. 23, the parallel development of the two major subayeteme-dage 1908 in any -wev-imply-independent-development. One of the primary values to be gained from such a man-machine systems development apparent lies in the reposted and evening interestion of the developers of the two subsystems at each point in the development week. In addition to assuming that all required components are available at a specified end point, the continuing interactions contribute immensely to preventing the need for costly and time-consuming retrofittings of components and major system modifications. To accomplish this, however, implies the development of an ability to communicate effectively and interrelate on the part of representatives of diverse disciplines. Compromises and trade-offs will be required. Ultimate optimization of each subsystem will undoubtedly not be possible, but total system optimization and effectiveness will be more closely approximated.

In light of what her been said about interreted process control-no-shifties-in- the futurey-what-are some of the implications for human system computertal-The implications are supercure Just a sampling would be the following: 1) Testitional translational appointment may be in-All the section of the Transport of the section (17) complexes either business they are too curies rooms or be-2) Been incremental variety in the many bar aliminated ontiraly senting not out view and have been in a more inturbrical and reduced on the horizon principal streets will be security, and programs and harhods to precate Special with the contract the close knowledge of the and active reasons of Variable in the experimentary approximate an indicate and the contract of the employees may also condition with marchine agency for model-characteristical attacher and positions. 5) This beat trained expenses and approximation of Lance are propertied in the second state of the second sec office in change of four some war elimination of the med formula franciame estable.

Whatever the end product of an integrated plant or company control system turns out to be, it is almost certain to require different approaches to the organization, management, development, and maintenance of the human components. What is implied in this paper is that planning for and unrerung unfithe need for, such no integrated appresch, to, the human component, development, along with the physical system development; must begin now if waste to achieve the higher levels of integrated control in the masonably near-fature.

V. Conclusions

In this survey we have discussed some of the economic, technological, and human aspects of systems engineering. We see systems engineering us the technique through which the electric technology, exemplified by the digital computer, is being applied to our industry.

Several major trends that characterize the evolution of systems engineering technology in our industry have been identified:

- 1) There is a marked trund toward the increased in tegration of process control production control and management control functions.
- 2) Madeling-techniques are playing an increasingly important role and should lead to the design of optimum eyetame-through-the integration of the design of the process and of its control system.
- 3) The importance of human-factors cannot be overcomplianced. Our understanding of these factors is one of the major elements, possibly the most important one, controlling the rate of implementation of modern techpology in industry.

As engineers, we find ourselves increasingly moving in a position to influence directly social and human patterns. The nature of our work must change as our essential responsibility becomes one of education of the public in modern technology.

REFERENCES

- [1] M. Maluhan, Understanding Media: The Extension of Man.
- New York: McGraw-Hill, 1964. [2] S. E. Elmaghraby, The Design of Production Systems. New
- York: Reinhold, 1968.
 [3] M. Athans and P. L. Falb, Optimal Control. New York: Me-Graw-Hill, 1966.

- [4] K. Chen, "Mudels for integrated a site C" presented at the 1995 Systems Engineering Conference, 1 horary 1.1
- [5] I. Lefkowitz, "Multilevel approximate to the grand complet control systems," presented at the limit present to present the grand to the the grand Conference, Chicago, III.
- J. W. Forrester, Industrial Denoise of New Y of W. lev., 1951. [7] V. A. Trapeznikov, "Convol., company, tectas and progress.
- presented at the 1966 IFAC Cong. Lord of the art [9] H. Chestnut, Systems Engineering from New York: Wiley.
- [9] L.M. Sheinkop and L. S. Helmanya Medeter Sepred for in-
- to it of common and it is, the many the deling toping for investigating glass movement if gas greater a furnary. Stella i Keramika, vol. 23, pp. 24-25 bearing the part of furnary. Improved techniques for studying the design and gassian of glass melting furnaces by means of in close? I transcent a titus Techniques. Plant 1982 Internal
- ing furnaces by means of n. cloid. I makes in trada reconology, Proc. 1962 Internal, thoughout, the all of facts of admington,
 D.C.), pp. 190-195.
 [11] J. D. McClelland, "Plastic firm resided fact pressing." J.
 Am. Coramic Soc., vol. 44, p. 1956 (mil.)
 [12] P. Eykhoff, P. M. E. M. van destructed, H. Kuakernoak, and
 B. P. Valtman, presented at the trad IF to Cong. London,
 England. England.
- [13] R. J. Mouly and L. A. Zangare. The development of an automatic diameter control system for give drawing processes,
- 18A Trans., vol. 3, pp. 15x-154, April 1984 [14] A. T. Bublitz, R. J. Mouly, and R. I. Thomas, "Statistical feedback squeezes product variations," ISA J., pp. 55-50, Novem-
- ber 1966.
 [15] B. J. Hoetink, "Process dynamics of a give formace following a gatep change of one of the torich configurate," presented at the 1968 Internati. Cong. on tilings. I. defent taggland.

 The many and K. Johnson, "Filter portainer process: fore-
- [16] J. Duffin and K. Johnson, "Gives container process: fore-hearth simulation," IIIM Corp., National Invelopment Div., San Jose, Calif., Rept. (2-4724), Jaly 1985.
- [17] W. Oppelt, "Regulating processes to furnaces and their representation with the help of blook chapters. Glastechnische Berichte, vol. 26, no. 5, pp. 146-120, 1247
 [18] D. Sting, "Granular barrin processes seeding," Case Institute of
- Technology, Cleveland, Ohre, Progress Rept. 19-9, October 1965.
- [19] P. D. Griem, Jr., "Digital competers for glass process control."
- presented at the 1967 Am. Ceramie See, Meeting, New York, "Direct digital control of a 21so furnice," presented a pre-wated at the 20th Ann. ISA Coul., Let Angeles, Calif., 1965,
- [21] R. R. Hudgins, "Fibergiss presented using DDC," presented at the 1967 IFAC IFIP Internal, Conf., Menton, France.
- [22] "Computer operation in thems. Elicous glass container plant," Natl. Glass Budgel, September 25, 1965
- "First computerized glass contactor plant dedicated at Day-ville by Knox," Natl. Glass Budget, Stetcher 15, 1965.
- [24] "Ford's computer controlled point to operate non-stop for three years," Natl. Glass Hodger, July 22, 1987.
 [25] "Ford's flat glass plant hike capacity, quality," Automotive

- [25] Form a max guara pages.
 [26] R. M. Cagne. Ed., Patcholog cal Principles in System Development. New York: Holl, Review, and Whaton, 1962.
 [27] J. C. Kennedy, "P-vehol 2s of exclude development," in Phychological Principles 12 Novem Incologueal, It. M. Gagne, Pd. Nov. Vond. Holl: Riversel, and Whaton, 1962.
- Ed. New York; Holt, the erest, von Waston, 1962.

 [28] L. L. Auerback, "The information revolution and its impact on automatic control," pre-cated at the field IFAC Cong., Basel,
- Switzecland [29] K. Davis, Human Relicions & Nov. The Binamics of Organizational Behavior, 3ed ed. New York: McGraw-Hill, 1967.

The place of digital-backup in the direct-digital control system

494-H-LOMBARDO

The Foxboro Company Foxboro, Massachusetta

INTRODUCTION

The bay to the success of direct digital control on large-industrial processes lies in its flexibility in implementing everyday process control problems as well as advanced control in lower overall system cost. Control concepts for continuous processes use the computing, monitoring, information storage and analytical ability of the direct digital control computer. In the batch or discontinuous process the computer's logic capability is emphasized. To perform batching operations, a comprehensive logic system is necessary. Implementation of such a system using digital techniques provides many advantages over implementation using analog equipment with auxiliary digital logic circuits.


To fully appreciate these advantages, the reader must have a basic understanding of continuous control systems as well as the batch type systems. The following will describe single loop control, several advanced control concepts and control of semicontinuous processes, as an introduction to digital computer application and backup.

Single loop control

Simple single loop feedback control is the most common control found in the process industries. It is used for controlling flow; level; temperature; pressure and many other variables. Both preomitte and cleatronic devices are a silable which provide this type of control.

Basically, these controllers compare the measurement of a variable with its desired value or set point. If the two values are not equal, the controller adjusts a control value to minimize the difference (Figure 1).

In action, the controller is an analog computer which calculates a one, two or three term expression,






Figure 1 - Typical single variable feedback control loop




Figure 2—Advance control techniques applied to a heat exchanger

depending on the type of control action required by the process. The three terms define proportional, reset and derivative control action. During process start-up, coefficients of the three terms are manually set on the controller to provide the best response under normal operating conditions. Mappending conditions sharps, or the process operator changes the set-point radically, the coefficients are no longer at optimum values.

delvanced control concepts

Anthe control problem becomes more complicated, single-loop feedback, control is no longer sufficient. Figure 2-illustrates three types of advanced control: inferential, feedforward and curvate.

In the inferential control a relationship is calculated between two or more measurements which is used to control the desired but unmeasurable variable. In Figure 2r the fitte computer performs a calculation based on the difference between the outlet and inlet temperatures to the heat exchanger (T2-T1) and thenflow T1 of process fluid through the heat exchanger. This substitutes a construction and the characteristic to the process fluid - determines the demand of hot or cold fluid needed to maintain process fluid entrol temperature T2.

Analog computing devices perform the necessary calculations and control can be executed with conventional analog control devices. Additional calculations may be necessary before some variables are combined. For example, the differential pressure


signal provided by the commonly used orifice plate is proportional to the square of the flow! A computing element is therefore necessary to extract the square root of the differential pressure signal.

Figure 2-electificates feedforward control. The calculation of heat transfer (Btu) rate is "fed forward" to adjust the flow of heating processing fluid and change temperature T3. This feedforward calculation anticipates disturbances in both inlet temperature. T4 and process flow F1. To provide more stable control of T0, the feedforward signal anticipates the change in heat input required. The magnitude of the feedforward estion is usually determined by experimentation and may have to be adjusted periodically, since the heat transfer characteristics of the heat exchanges with age.

A third-control technique illustrated by Figure-2 is causade control — a technique—where one controller adjusts the set point of another controller. The output of temperature controller. C1—is—fed (cascaded) to the set point of temperature controller-C2 through a multiplying—device. M. Ifence changes—in process fluid output temperature of halfore the set point of controller-C2 through a multiplying—device of halfore the set point of controller-C2 through a multiplying—device of halfore the set point of the set

The sound-loops discussed have been applied to auditions processes which operate a near steady conditions with soliv-measural processes set-point discreteness. Therefore, adjustments of an economical content delicative coefficients is easily recently and appearance being included.

Service Constitution of the service of the service



tionans well-behaved process; was of those adjuststatements for very limited. Many high production petrochemical processes are in the continuous process category.

Control of semicontinuous processes

Figure 2 assesses recovery quality problem where steady-operating conditions are not maintainted. This type of process requires a control system which changes, operating conditions according to unoverplaced excet/time-schedule. Batch or semicontismous-processe require-controlled sequenting because: various equipment must be started and stopped frequently, product regularizations change frequently and operating personaters change. It should be noted that most betch so continuous processes still use feedback-control, but with-programmed-changes of control_sel_point.

Figure 3 illustrates a simple chemical reactor. Ingredients are added sequentially and temperature is maintained according to various preset programs to provide the chemical reactions necessary for various products. The seaction within the wessel-ran vant from endablermio to exethermio during the producting-cycle. Honon-in-under-to-hold a soutempettincoming control every many be required to every frameheating the reserve to cooling developmentachies starts to generate its own heats

In the twoked, chemical reactor or mixing wessel, different-control-sequences-may-be-necessary-for cach new-product. For instance, there may be changes in specified ingredient mix and heating and cooling temperatures and temperature rates of change. Prosees control problems of this nature require more samples-control-thus-the-feedback, feedforward-andnultivariable, controls, graviously, described. This control requires programmed objects ingref-events. including conjugates starting and stagging.

In Figure 3, the control of reaction tempor is besignify a feedback narrivoly problem. However, the problem is complicated, since Ti-must-change at the proper times, sometimes in step-wise deshion and other times at a controlled vate. Also, the sequence of events must be readily changed, depending on the intended product.

Combinations of special purpose digital and analog control equipment have been built which satisfy the demands of the discontinuous process. However, the programming of this equipment is relatively inflexible and the control cannot be well-tuned because of the cyclic nature of batch processes. Many of these systems are not used at full operating speed, since the control constants are a compromise. 1,005

Applying the digital computer

Digital computers are al aignificant interest to the industrial-process control Gold-due 47-41-in-whility , series - programer real cultiva - al débute - and-comple x <u>opatrol_relations</u>hips, compute "veriables Which Bre not dissetly measurable, manistrathe province and take action-according to a proplement writedule. The digital computer, exclusive reference to the title and large ystem-finds-difficulty it that be easily programmed to adant the overall control system to changes in process. dynamics, materials, equipment and production domands. Because of this verentitity, ligital computers are being designed and installed in againning process plants as well as in-batch process plants. Many of the installations use direct digital control techniques on all or some of the control problems.

Table treampered transparency make using direct digital control excitosively. As shown a common suspension in an oil estimacy has \$10 analog magnifestation in an oil estimacy has \$10 analog magnifestations, the other imports are for performance manifesing and system-operation with yeis. Of the 275 control inputs; 180 are used for direct control of simple-lawps; the committing \$5 are used in advanced control. Therefore, approximately man third of the 275 inputs susceined with control are used to implement multivariable and advanced control techniques.

Table 1 - Comparison of computer system input/output between continuous and batch process control

CONT. MODES MEGGES	dette percent
LIP .	+29 -
376) I+t
1	
++	PP1
•	79
1 11	
114	(121) pt
151	. 1991
	100 276 100 101 111

Table I sales shows the input/output distribution for a large batch control installation currently being implemented by a digital computer system. A comparison of the batch with the continuous process reveals, a significant increase in contact sensing signature and control corputy. In additional control corputy is a significant increased in contact sensing signature and conditions. Also, more devices must be turned an and off. With the basels explored must be turned an and off. With the basels explored man machine communication needs also increased. Increased number of push buttons, signal lights and the increased size of digital displays require more digital inputs and outputs.

It is also significant that the number of control outputs (295) can exceed the number of moles inputs
(340) in the batch system. This situation occurs in
batch processes because the torne, measurement
can be used in control of different control elements
and with different control algorithms, depending on
the sequence of greate and the starting and stopping
of equipment.

The philosophy of DDC

With the introduction of the digital computer to the process control field, it became evident that relatively little was known about most processes. Most processes could not be adequately represented by mathematical models which would possib improved process control.

Early attempts at applying the digital computer amphasized supervisory control in which the computer adjusted the set point of arrestalog controller. In these systems, the analog controller retained the less computer control setting, if the computer failed. On continuous processes, this control was quite estisfactory; in fact, once the system was parating entisfactory; in fact, once the system was parating entisfactory; in fact, once the system was puter and the system. The operator could estill adjust tourest actions, as he did before the installation of the supervisors were not. There was no guarantee that the operators would achieve the optimum control settings for the plant.

What additional advantages did the compoter promide? If so desired, the composer could make feedforward, assende and informatial collectations which
would promise considerations. Economic constraints
relating to metasial belance, throughput inventory,
etc. could be developed. In a sense, as accommic
mathematical model was possible, whereas a process
model was still difficult to schools, due to tack of
process involving. In addition, the on-line process
computer performed other useful work to aid operators, plant supervisors and process engineers: see
Table II.

Table 11 - Some non-critical functions of an on-line process computer

- LOG OPERATING DATA IN ENGINEERING UNITS
- CALCULATE AND DISPLAY OPERATOR GUIDES
- TINTEGRATION OF MATERIAL FLOW
- AEPORT ON PROCESS STATISTICS MATERIAL USED FUEL USAGE, THROUGHPUT, ETC.
- CALCULATE AND DISPLAY OR RECORD UNMEASUREABLE VARIABLES SUCH AS BTU RATE, MASS FLOW
- MONITOR AND ALARM PROCESS LIMITS
- RECORD PROCESS EVENTS DURING UNUSUAL DISTURBANCES
- MONITOR AND RECORD CHANGES IN SET POINTS, ALARM LIMITS, ETC. MADE BY THE OPERATOR
- PROVIDE ON DEMAND OPERATOR INFORMATION SUCH AS TREND RECORDING. ALARM STATUS REPORT, LOOP SET POINT AND PARAMETER DATA

product product

7

3/

the series time that the general purpose digital computer was perfectly process analysis; monitoring and some set point control. It was reasoned that DDC would reduce the cost of a process control computer by eliminating the cost of the individual feedback controllers. Since the controller merely performs a calculation, why couldn't the computer perform the calculation? Several experimental ventures showed that the DDC concept was physically possible. The feedback control law was calculated within a general purpose computer and the resulting signal outputted directly to the control valve.

Abdition in appeared that the trade off between indisidual loop controllers and a direct digital control (DDG) computer was in the area of 200 loops. There was a hooker, however. This trade-off did not include any provisions in case the computer system failed. For most installations this meant using analog controllers to back up the DDC computer on each loop considered critical.

The DDG equipment was designed so that, if the computer failed, each valve would remain in its last directed persistent unless backed up by smalog control. Critical loops were backed by an analog controller which would maintain foot control as computer failure. Control valves or the other DDG loops were "locked-in" at their last output, but the operator could manually position such when from a console on which he could read valve position and process measurement.

Figure 4 shows two loops from a large system. The measurement My find to the measurement panel, enables the operator to the measurement of the find the measurement of the sale value My has been according to the for heaking aims and all the measurement of the extremely by the operator.

With the evolutionary history of digital process computer equipment, it is impossible to more than estimate the boundary fathers (MTBF). For the smaller digital computers, including input/output equipment, that have been applied to the process control problems, calculated MTBF has ranged from 1000 to 2000 hours. Advances in circuit design indicate that aliability millionarcase, but reliability statistics on integrated circuits are not yet available. However, recardless of the projections and discussions that the calculated distinct the time that the control country discussions for the calculated distinct that the calculated distinct the time that the calculated distinct the calculated distinct that the calculated distinct the calculated dis

For continuous processes, involving less than 150 loops, its appearance that the single computer with set point and to control or DOC with under haring and some part DOC on nonentities loops makes the mast conse. However, the user must be fully aware that he will give a processes in and processes control optimization, as well as the functions listed in Table II, if the computer fails. Perhaps most important,

Figure 4 - Direct digital control

fur backup digital backs

any administration that was dependent upon the computer, such as feedforward, an acide and multi-variable, with he less during nomentee shutdown.

For the installation where control is not continuous, but where control requesting in importance, the wee of computer and earlier ending controllars in not sufficient. The computer provides requesting and legis analysis which must have backup, if process operation is to be assured. The process secured protein is not solved by keeping all control sottings stationary upon some puter systems failure. In a charical reaction can "run away," if the process see point is not changed at the proper time.

Annually DDC computer appearing

Figure 5 illustrates a parallel DDC computer system which not only provides computer backup but "backs up" the time-shared analog and digital input/output equipment which connects the computer to the various measurement and control clamants. It also backs up all interious controls as well as all sequence control action.

In addition, this system one continue to perform the appearant functions such as those fisted in Table-II. It therefore paralle control to continue even if one computer and/so its sime should full. Note that if any of the sime-shared equipment fails, process control is transferred to the backup subsystem.

Table III shows complication that which compare the availability of a single computer system with a parallel computer system. The table assumes that the MPDF of a single computer system is the samples of the parallel computer system. Experience has shown that repair time for various failures, with on-site maintenance personnel, averages between 5 and 8 hours, depending upon the skill of the maintenance personnel, the availability of spare equipment, etc. With the parallel system, it appears that the average repair time can be maintained under 5 hours, since the system incorporates elaborate programs for self-diagnosis to ensure proper transfer to the backup

Table III - Availability - single computer vs. dual computer system

							
	(Secretary	<u></u>		•	<u> </u>	-	-
	275	H-D	į	deed to j'esp			.
$\overline{}$,	}					
1)	- • :	** ** ***	#* ·		₩.=	≒=
		⊢	_		Ь—	<u> </u>	-
	t	t	L			l	Ι.
I	· —	7.1	~~~	•			
ı							$\overline{}$
ŀ	-	• 1		••	} + + + + + + + + + + + + + + + + + + +		A 14 47
			_				-
i		i	l			l	l
 -					-	į	34 1 104
here.	•	•					
име.	1	H ***		# #FM	* 	2 Hay	1 10 200
ŀ.,	— —	-	 	\vdash	$\overline{}$	-	 -
1							L
	_ -				T		, · —

A STATE OF THE COLUMN TWO IS NOT THE COLUMN

. your is a real older blank and betrete date for company bloodings and bearings




Figure 5 - Dual computer - DOC with digital backup.

system. The failed computer, subsystem is available for self-checking while the backup subsystem maintains process control.

Systems of this type can be a conomically attractive airco. They provide not only the essential control, but the system ensurity assential to batch as start step operations. A parallel control processor using direct digital computer's process control capability without reservation and compromise. It can include advanced control techniques, such as self-tuning or adaptive control which cannot be obtained with set point control. The parallel computer processing system may provide these features and, in addition, may offer cost advantages over a conventional analog control system for the large continuous process.

For the continuous process in Table 1; the computer contains the equivalent of 272 analog controllers. Implementation of a system of this size with BDC and analog backup could exceed the seat of implementation with the parallel or redondant computer scheme.

Input/output equipment

Figures 4 and 5 show that in DDC, as in all control systems, measuring elements and final control occioes are still essential. Each measurement is individually conditioned before being fed to the multiplexer of the computer input/output system. Failure of any input or output therefore is similar to failure of a single controller and will not disable other loops. The property of the disable of the following of any circuit element will not state the following companion power supplies. Also, in case of a power failure, there are a benefit to the following the latter of the companion of any circuit element will not state of a power failure, there are a supplies.

Other capitors must be obserted in the design of the partilel system interface equipment;

The fault of any time shared input/output equipment without disrapting control. The normal control computer and the backup system should both contain several inputs and extract which can be used for automatic on-line testing of I/O operation regardless of these test inputs are controlling the process. Some of these test inputs are connected to output test signals, others are connected to output test signals, closing the test soops through each subsystem.

All failed devices must be easily removed for replacement. Any disruption of normal functions during repair should be limited to the few inputs or outputs which share the same printed circuit as the failed element.

There also should be a diagnostic program witch varifies conscent approximate after the failed exceptional but here capitated.

Gutput devices, for volume positioning are on-off control, which require power to maintain their status and/or output signal, should have an invested wheate battery basterp system, in case of system AC power loss.

The system must detect the faiture of any time-shared element in the imput/output system control logic, and enterestically switch to digital backup. While operation is in the backup mode, the failed control logic must be electrically isolated and indibited from operating input and output control devices. Repair can then proceed with no fear of accidental interference with process control.

In normal-operation, with the control computer is necessarily the business operations to ensure that back-up is available.

The inhibit logic must be fail-safe so that its failure will not disturb the system in control. It must be tested automatically to ensure that transfer to backup can take place if a transfer is commanded by a failure detection. If inhibit logic will not transfer the other computer automatically, the system should annunciate that fact and provide an independent manual override which forces transfer of the control of the input/output equipment to the other computer.

Other system design requirements:

The system must have a computer to computer communication link which continually appletus the backup program data and status as a periodic fixed time basis. The backup computer there versives dynamic operating conditions which a short time period (in the order of seconds for a batch process).

Any program changes made on time while the control computer is operating the process must be transferred to the backup control computer, while some time. This updating must include operator changes to control actings as well as any on line program changes.

A-bulk-memory must be used on both computer systems to retain the many formulas and programs that may be required. Bulk-memory can also contain interpretive programs to simplify synatraction of a batch-program, diagnostic programs for fault detection and programs to aid maintenance. Sophisticated man-machine communication programs, which involve lengthy message storage, can also be included.

Diagnostic programs for the computer to computer communications link should test for link failure, annuaciate the failure and command the changeover to the hackup-system. A program system permits updating and on-line diagnostics while time-sharing the real-time programs in bulk memory.

There should be a system precedure and a system diagnostic program to assist in repid spair of a failed subsystem. Another procedure and program is required to transfer all operating programs from the backup subsystem back to the repaired computer, without interfering with process control.

When the backup system is not on control, it is mailable for programs compiling, debugging and problem simulation using the test inputs and ampute lit must also perform disposition to ensure operation is assess for taken or if toccome. When backup computer takes over process control, these programs are discontinued.

CONCLUSION

By using BBC with complete input/output control and computer backup, the parallel sumputer processing anticompanies on control techniques. It takes full advantage of the logic and computational ability of the digital computer, whereas a computer system which depends on analog set point control or analog backup cannot.

The parallel control computer system program storage ability, together with backup of logic control, program sequence and formulation, makes it ideally suited for complex batch or start-up and shutdown applications.

Complex continuous control systems would also benefit with this control system. Built with state-of-the-art electronics, the system should challenge the economics of computer set point control and single computer direct digital control with analog backup.

REFERENCES

- SW BERNARD 1 F CASHEN

 Direct digital control

 Instruments and Control Systems Sept 1965
- 2 E VANDER SHRAFF W I STRAUSS

 Direct digital control on emerging technology

 Oil and Gas Journal November 16 1964
- 3 J W BERNARD J S WUJKOWSKI

 ODC experience in a chemical process
 ISA Journal December 1965
- 4 R H MYERS K L WONG H M GORDY Reliability engineering for electronic systems John Wiley and Sons New York 1964

34

Recent Developments in Automation of Cement Plants

E. H. GAUTIER, JR., MYRON R. HURLBUT, MEMBER, 1888, AND EDWARD A. E. RICH, SENIOR MEMBER, 1888

Abstract—Over a decade has passed since process computers were first applied to control pasts of the cement manufacturing process. The path from there to the present has successes - and failures along its way. Over 30 cement plants have installed such computers es part of their efforts to keep profit margins from shrinking. Progress in using these process control techniques has been largely evolutionary. Certain factors can now be identified more certainly as essential ingredients for success. Among these are the following, 1) "People factors" of the cement manufacturer stand as first in importance. These include management support, process know-how, training and supervision of operators, and an inner confidence and determination that "we can make it work." 2) Well-done interface jobs of adapting control room design and operators to each other, automation components with the process and its machinery, and plant design to fit automatic control fundamentals. 3) Designing the process to really be controllable. 4) Control hardware and software which fit the nature of this industry. Each of the foregoing factors is expanded with emphasis on how recent developments of better understanding, control functions, hardware, software, and of process and plant design are merging to help shape the future of automation in the cement industry.

Paper 71 TP 9-IGA, approved by the Cement Industry Committee of the DEEE IGA Group for presentation at the 1971 Thirteenth Annual DEEE Cement Industry Technical Conference, Scattle, Wash., May 11-13, Manuscript received June 10, 1971.

 Wash., May 11-13. Manuscript received June 10, 1971.
 F. H. Gautier and M. R. Hurlbut are with the Manufacturing and Process Autoportion Rechess Division, General Electric Compuny,

West Lynn, Mass, 01910.

E. A. E. Rich is with the Industry Sales and Engineering Operation, General Electric Company, Schwectady, N. Y. 12345

1 министия

OVER 10 years have clapsed since digital process control computers were first introduced in the cement manufacturing industry (of references). Over 30 have been installed or soon will be. Some have achieved success. Some have not. Some are moderately successful.

During this period several distinct trends have emerged. Among these is the realization that the essential ingredients for successful process control systems, as shown in Table I, also apply to the cement industry. These ingredients were derived from a study of diverse process industries which had used process control computer systems. A further trend is increasing evidence that economic berefits of the more successful systems in cement plants tend to be at least equal to those shown in Table II.

Some additional trends are the following.

- Increased awareness—and adjusting to the implications—of the essential importance of adequate "people factors" to operate and support such systems.
- The spreading use of direct digital control (UDC) as part of the automation system as contrasted to computers using supervisory methods of loop control only.
- 3) The development of adequate interface concepts and hardware to adapt the automation system to the process and to the people using the control system.

TABLE 1 REMENTIAL INCHESIONIS FOR SUCCESSFUE PROBLEMS CONTROL STOTEMS USING DIGITAL COMPUTERS

igtudiast	Appendight try		
Age age with Coppore			
Procest Know-How	i	•	
Control Seratoge	c	K	
Equipment Specification	z	c	
Interface Engineering	I (Pare)	I (Part	
Scandard Software		I	
Freq:	c	I	
ine tellation	Ċ	E	
Maintweate	ı	c	
Training	7	c	
Pieceto Hardwaya, Operation	E		
Control Hardware	I (Fact)	E Clark	

X - responsible, C+- removile.

TABLE II OPERATING BEAUTING

Ites	Typigal Totacut Values
Andread Fuel consumption per unit wright of product products	3-13
Increased annual production with name boots - process localities	<i>!</i> -11
Andresi mainjumente af tilm hislags, emplar grates, eqt.	10-10
Reduced byle chairs weer.	18-48
Grinding power devines, plus last weer un timers and granding redic.	P-4
Extending quarty reserves, minimizing costs of purchased deditions, based weste dome settlemation.	•
Short tory uniformity, so well so long term average uniformity, of quality,	•
Continuously produced production data, and production retails flor memoring exemule of water performance, management reports, etc.)	
Laber .	Some - So increase, Some - el ka el ma, ma shift par 5 der week.
levery get where black design is modified to better acapt to extendition:	
domuganising (blanding) Eachistas,	u
Control Control Score, Constall Control Famel and Associated Equipments	Lass

Figures jest available,

- 4) The increasing awareness by many engaged in plant design that automatic process control principles provide a basis for making significant improvements in many aspects of plant design. In some cases the total plant investment required is favorably affected.
- 5) The large increase of total automatic control functions being performed where major consideration of such automatic control is taken in design and operation of new cement plants. This has been especially so for some plants designed by Europeans.
- 6) The increase of availability of automatic process control systems when the major components of the system

are supplied with needed power by an isolated "clean" ridethrough power supply.

The recent development of small or minicomputers. with adequate supporting interface hardware and software. makes possible economic automatic control of smaller segments of the process than was practical hitherto. In effect, a process segment becomes controlled by its own "dedicated" computer. The small computer provides the possibility of economically adding automatic control to selected parts of many existing as well as new plants. This is especially true where plant design and operating realities favor a stretched out step-by-step approach with a minimum of interaction between each new step and those already taken.

PROPLE FACTORS

"People factors" are the major key in achieving successful profitable automatic process control. Even some slower first-generation process control computers are still earning their way when adequate people factors have been created and maintained in place over the years. The faster and more powerful third- and fourth-generation computers do not bring success where adequate supporting people factors are not designed and maintained in place. What are some of these people factors which can be considered vital to янссезв".

A Favorable Environment for Central Control Operators: This favorable environment which is created mostly Gyplant management includes the following: 1) There should be no shame on, or threat to the security of, the operators if the automatic system controls the process better overall than the operators do. 2) There should be a desire on the part of each control operator and their supervisors in that they mant the control system to succeed, they believe they can help make it succeed, and they take the necessary steps to make it succeed. Finally, this results in the realization that making the system work well is really a contribution to his company's profitability, hence to better job security. There should be written and readily available operating rules. To be effective these must be simple, closely lit the local situation, and then be enforced fairly. Yet means must be retained for accepting and placing in effect valid suggestions for improvements coming from operating personnel.

Training Supplemented by Regular Refresher Courses: Ignorance and miscauceptions about automation are a major source of apprehersion about automation on the part of operators and their supervisors. This ignorance is often well disguised. Well-designed training and refresher courses, especially tailored to the needs and capabilities of these personnel, provide a tactful yet effective way to dispel sufficient ignorance about automation so that good progress is achieved.

The best training courses for operators generally result when prepared and administered by those having responsible charge and administration of control of the cement making process. Short courses of training in control sys-

tem concepts and applications are also desirable for higher levels of cement plant management and for those supervisory personnel who, while not responsible for process control, significantly affect its results by the quality of support and understanding they give in discharging their duties. Training and practice in maintenance of automation components is also vital. Usually the highest availability on control has been found to exist where the owner does most of his own maintenance work on automation system components. Training in programming for 2 or 3 cement plant personnel is very useful. The nature of the cement making process is such that conditions often change. These changes may arise from wear, chemical or physical properties, and other sources. A reasonable proficiency in modifying the control programs to closely accommodate these changes, when they affect process control, does much to maintain good control efficiency, Equally important, a high confidence level in the processes control system itself is thereby maintained.

Adjusting Int Descriptions of Plant Supervisory and Process Control Personnel: The goal of this is to make the descriptions more closely fit the realities of automatic process control. For example, the four major continuous parts of most cement plants (raw grinding, homogenizing or blending, burning, and finish grinding) highly interact with each other, especially in the downstream direction. (Plants which use bot kiln gas for drying have even more complex interacting control problems.) How often does one see ball mill operators taking actions which influence chemistry, or vice versa, but without coordinating with the chemists to assure overall minimum perturbations to the process? Conceptually, the best arrangements, taking automatic control of the process into account, follow.

- 1) A single manager of process control who at least manages operations control of the grinding, blending, and burning operations. He is responsible for training and discipling of the central operators. He is also accountable for operation of the continuous parts of the process.
- 2) The chemical and other operating personnel act more as advisors to this Process Control Manager but with no direct autority over central operating personnel.
- 3) This single Process Control Manager usually will make minor program adjustments necessary to keep abreast of process changes and to make desired improvements. This can be delegated in whole or in part to others, but it is his responsibility to judge, install, verify, and finally determine the usefulness of such changes.

Some plants have modernized their supervisory and operating structures to achieve successful automatic process control with no overall increase of personnel. Some other plants have retained traditional job descriptions. The highest plant supervision has tended to stay busily, sincerely, and relatively alouf from addressing themselves to adjusting to the implications of automation. Frustratingly enough, must of the failures and moderate successes are found in this class.

People Factors of Automation Suppliers: Supplier's people are a key ingredient in assisting a user of automation to achieve successful control of the process, especially where application software for process control is purchased. Their know-how, combined with know-how of the owner's representatives, largely provides the basis for the later success or failure of the new control system. The trend is to better organize the planning, training, installation, and operation of automation systems to make success more certain.

DIRECT DIGITAL CONTROL

DDC time shares the digital computer to directly control the final element, such as a valve, damper, etc. Usually some form of backup hardware—computer manual station, as an example—exists on the central operator's panel for each final output device being controlled. This backup device also provides a means of manual adjustment of the final output device when the computer is out of service. It may even be in the form of a full analog controller.

Many of the earlier cement automation systems utilize conventional analog instrument controllers to manipulate those process variables which are within the capabilities of such analog controllers. Supervisory logic, often called "Level 2," calculates the output signals to cause manipulation of the set points of such analog controllers. Supervisory logic is used to handle these control situations where combinations of interactions with other control loops, nonlinearities, vgry long process delays, and highly involved calculations make usual analog controllers relatively useless. This system is also known as digital muslog control (DAC); or digitally directed analog control (DDAC). As hardware, and especially as good supporting software, became available in the last half of the 1960's, DDC spread so that now it is first choice in many new installations. Among the advantages DDC provides, as compared with more conventional analog instrumentation, are as follows:

- 1) The DDC computer readily checks limits, provides digital filtering over long periods of time, makes mathematical calculations, and does decision making—many of which are difficult or impractical with analog instrumentation equipment.
- In many instances more precise control results because the drift problem within the regulator itself is absent.
- 3) The use of DDC forces operators to be systematic in documenting all constants associated with each regulating loop. This is rarely done with analog regulating systems, although such systems would work better if such documentation was done and kept up to date, and used to maintain best adjustments.
- 4) DDC is comparatively easily arranged for bumpless transfer for different modes of operation, prevention of reset windup, and automatic failure detection.
- With DDC addition and deletion of loops and changes in the control, equations to be used are easily done. This

46 L




Fig. 1. 19DC operator's console.



Fig. 2. Minicomputer with CRT operator's conside for content process control.

is especially useful during automatic start-up and shutdown of major parts of the total process during which transient manipulation of control loops is often required.

- 6) In a DDC computer the overall higher level of process control (called Level 2 or supervisory control) tends to be more easily done since the computer must only communicate with itself to change set points, switch keeps in and out, modify control equations, and so forth.
- 7) In analyzing several existing installations it is evident that a well-done carefully thought-through and well-ops rated digital computer system using analog regulators on loops for which they are suitable can provide essentially as good a control of the process as can DDC for many parts of the continuous process. However, this is not true during automatic start-up. As the complexity of the regulating loops increases (such as some cases where complex gas flow patterns exist between raw grinding and the kilacooler department), DDC provides significant advantages by readily permitting easy switching of regulating loops and moslifying their forms to follow the variable gas flows which such plants have.
- Fig. 1 shows one form of a DDC operator's console used for the man-computer interface in a DDC system. Fig. 2 shows a cathode-ray tube (CRT) input-output console more recently available for cement plant control. The use of CRT seems likely to spread.

INTERFO & CONCEPTS AND HARDWARE

Trends and experiences clearly show that essectial ingradients for successful cement automation also include adequately interfacing 1) the central control room design and the central operators to each other; 2) the automation components with the process and its nuclinery; 3) the plant design with the automation system; 4) the plant power distribution system layout with the automation system; 5) many drives and their control with the logic in the automation system where automatic startup-shutdown is included in the automation system for selected parts of the plant processes.

Other factors exist. The foregoing are the most important. Discussion of each follows.

Interfacing Central Control Room with Central Operators

Simplification of the layouts of the central room and of the central operator's panel (COP) is worthwhile. Such simplification tends to lower initial costs for central control room equipment and wiring. Operating, troubleshooting, and maintenance procedures are greatly simplified if good concepts are used in such layouts. Among the factors which permit good simplification without sacrificing operability or reliability are as follows.

- 1) It would be wise to simplify the control room operator's job. A typical central operator is hard-pressed to effectively monitor and properly respond to more than a few hundred displayed items of information. Yet one sometimes finds a COP in a cement plant having 1000-2000 different indicating lights, 50-200 ammeters and indicators, 20-40 recorders, 200-600 push-button stations and selector switches, 30-60 controllers and set point stations, etc. Why so many?
- 2) In the design stage rigidly question whether it is necessary for each device to be in the central room. If it is an ammeter primarily intended for maintenance uses, it probably belongs on the motor control center for the motor in question. If it is an indicating light showing status of an individual drive, what can the operator do about that light? Often such status lights are better on their departmental motor control center or relay panel. Maintetrance may be their primary purpose. If so, it is better done by having such lights at the motor control center or relay panel. If it is a recorder, would not the purpose of the central operator be better served if he were limited to charts of the critical variables only? Other analog variables can be recorded by switching to one or more shared recorders when special tests and observations are to be made.
- 3) Group starting of a complete grinding mill with its auxiliaries or of a subdepartment permits large reductions on the COP of push bettons and indicating lights. Group starting helps highlight the distinction in the design stage between those devices really needed at the COP and those devices needed for maintenance. Devices for maintenance are generally more useful— and less expensive overall—if located on their motor control center or the associated relay panel. The location of individual drive status indicating devices on the corresponding departmental motor

į

control center or relay panel permits quick fault finding by maintenance personnel when the central operator potifies them that a sequence of starting cannot be completed.

4) Where fully automatic computer-directed start-up and shutdown is being planned, including transient manipulations of regulating loops, arrange that the procedures for manual and computer start-ups and shutdowns be as similar as possible. This helps teach the operator correct procedures by having him observe computer start-ups. It also helps the operator sense and diagnose difficulties when something is a smiss in the computer-controlled procedure.

Interfacing Automation with the Process and with Its Machinery

To control a process first requires reasonable knowledge by the process controller of process conditions. Since automatic process control digital computers are electronic devices, their process status knowledge comes from frequent monitoring of status of selected contacts and analog signals—all derived from process conditions.

Switches and their transducers help detect process limits, process flows, levels, starvation, and so forth, and provide the computer and the control operator vital status information. Some of these switches also provide part of the traditional process-flow sequence interlocking.

Process variables such as selected temperatures, flow rates, pressures, speeds, and so forth, provide process knowledge to the computer by using suitable transmitters to convert to suitable number input signals to the computer. The clear trend for new construction is to at least make such feedback signals compatible with future process control computers.

The second major factor in remotely and automatically controlling the process is that all variables required to schieve process holdpoints must be physically available and remotely controllable. The trends discerned from applying automation show that this may mean; 1) substituting adjustable speed fan drives for damper controlled gas flow circuits in some cases; 2) assuring that all feeder drives and their feeding devices have adequate physical range of feed rates to meet actual process control needs; 3) providing sufficient number of independent raw feeders so that the chemical hold points desired can, in fact, be achieved without excessive dependence on downstream blending facilities to hopefully make up for deficiencies in this area; 4) selection of kiln, cooler grates, and other drives so that they are low drift, have preferably zero dead-band in control, have comparatively flat speed-torque curves, and can have vernier speed changes made of as low as 0.1 percent when required; and 5) arranging all such "commanded" variables with necessary components so that they are compatible with commands from the computer and its associated devices without requiring intervention by people; neither should excessive wear of the final mechanism result when subjected to large numbers of small control changes.

Interfacing Plant Design with the Automation System

The trend is to modify new plant designs (and operating procedures) and the automation system to better fit each other. For existing plants, some are so designed as not to be very compatible with automatic process control. Yet many existing plants are compatible with automation in certain parts of their process. For these, the trend toward using minicomputers tends to be a "good fit," Specific details of plant design interfacing with automation are elaborated in a following section of this paper.

Interfacing the Plant Power Distribution System Layout with Automation

A good trend based on sound engineering, but emphasized by automatic process control considerations, is to strictly departmentalize all power circuits. This means: let main power feeders serve the raw department from the raw-material feeders under raw siles to the inputs to raw homogenizing siles and nothing else. Let the cement grinding electrical power feeders serve that department and nothing else, and so on, throughout the plant. Automatic control helps highlight the importance of a well laid out power distribution system, especially when automatic start-up and shutdown are planned.

Part of the interfacing of the automatic process control systems with the power distribution system is to carefully consider in advance the effects, prevention, and cure of surges appearing in the power distribution system; of high-speed reclosing by remote utility circuit breakers; transient voltage dips and losses of whatever duration and origin; and just where power for the process control should actually be taken from the main power distribution system.

An X-ray analyzer in the laboratory that is responsive to welding somewhere else in the plant, or to spotting of a ball mill motor, tends to be relatively useless at those times. In fact, it may even give out erroneous data. A power supply for the process control taken from circuits which are subject to frequent outages or have severe switching transients, such as from crauce on them, tends to also be a poor choice. Transient overvoltages and severe short circuits in input-output wiring have each been known to "wipe out" large sections of automatic process control equipment in cement and in other plants, Good interface engineering of the power distribution system and of the automatic process control is a distinct trend and is worthwhile to do correctly. A specific solution to many of these problems is given in greater detail in a following section of of this paper.

Interfacing Drives and Their Control with Automatic Process Control When Automatic Start-Up and Shutdown are Included in the Automation System

Very few cement plants in the United States have included automatic start-up and shutdown of selected portions of the process in their process computer control system. Many are doing group starting and stopping of drives only by other means, with the operator manipulating the loops for the transient conditions during such start-up shutdown. However, a few European-designed large throughput new cement plants have included such features. The work of doing this shows that rigorous attention must be paid to the process mechanical equipment and to its reliability when part of an overall system, as well as to the design of the automatic start-up and shutdown logic itself, if real success in executing this function is to result.

The implementing of this automatic start-up and shutdown clearly shows that first class interface engineering between machinery builders, plant designers, and automatic process control designers is best accomplished before the plant is physically built. Not only must complete possible sequences of start-up and shutdown and their variations be foreseen and accurately described ahead of time, but the performance and behavior of the various process flows and transient conditions must also be foreseen and described as accurately as possible ahead of time. Where such extra rigorous thinking is done completely during the design stage, automatic start-up and shutdown, including the transient manipulation of regulating loops, becomes more rasily accomplished. When such rigorous thinking is not done ahead of time, then the actual implementing of the start-up and shutdown tends to be more protracted, unofcessatily expensive, and probably the function should not then be in the computer. An effect of applying this function already has been to contribute to modifications in process and machine design.

Effects of Automation on Plant Design

Here is where a truly exciting aspect of automation begins to be evident. Good automatic process control finally provides a means of making raw materials into finished cement relatively quickly and accurately once the raw materials are committed into the raw grinding system. Certain other industries have noted and taken advantage of the ability of automatic process control to reduce the storage between successive following parts of the process. The cement industry is beginning to use these techniques more and more [4]. Selected aspects follow.

Rose Department and Control

Designers of one relatively new United States' coment plant understood and implemented the idea of minimizing time delays between raw mill feeders and quickly obtaining and acting upon chemical information about the stream going into their downstream homogenizer. By combining on-line X-ray chemical gauging techniques of ground raw composition with short times for transport, sample analysis, and corrective actions, they were able to utilize a single 8–15 h homogenizing vessel between their raw department and their kiln. Overall, they felt that this approach savid them an investment of approximately I million dollars.




Fig. 3. Time delays and raw mix composition control accuracies.

(a) Idealized raw mix control system for analyzing time delays versus homogenizer sizing. (b) Effects of time delays and homogenizer size on raw mix control. (c) Effects of control interval and system time delays an raw mix control.

Another plant in Western Europe combined good online gauging of raw mix chemical composition at the discharge point of the raw mill grinding circuit with shorttime delays in making corrections and with computer control of their prehomogenizing pile building and computer guidance in quarry operation. By learning the techniques and performing them consistently well, they were able to completely eliminate downstream bomogenizing equipment with the corresponding high operating expense of such vessels.

Another U.S. plant originally had planned to use large mill feed bins between the raw mill feeders and each raw mill. Analysis of the effects of the time delays such mill feed bins would have on decreasing possible chemical accuracies led them to eliminate such large feed bins and reduce the delays in that portion of the material transport chemits to about 10 min instead of the 2 h planned originally.

An analytical approach to assist in understanding the effects on reduction of process delay transport, sampling, analysis, and correction times in improving the accuracies of process control, is given in Fig. 3(a)-(c).

Fig. 3(a) is a block diagram of a simplified raw mix control system that can be used to calculate approximate worst case errors in the homogenizer analysis due to system transport times. The grinding circuit, the sampling system, the sampling interval, and the control interval are treated as easing simple time delays T_a , T_b , T_d , and T_c , respectively. The homogenizing silo has a filling time T_f corresponding to the actual "fullness" at which the sile is in fact operating. When an error occurs in the feed composition, the computer control program can do nothing until it detects the error at the output of the sampling system. It may take up to the sum of all these delays for the control program to detect the error and correct the feeders. During this time then, a total of $T_s + T_s + T_{st} + T_s$ h of had material has gone into the system. The maximum error in the homogenizer composition will occur if the feed error occurs when the homogenizer is near full, and there is no time left to correct the error. Thus both the batch and continuous homogenizers may be considered the same, and the maximum fraction of the input error that will be present in the homogenizer output is then given by

$$E_s = \frac{T_s + T_s + T_{st} + T_r}{T_r}$$

where

- E. Unit homogenizer error, corresponding to a unit raw material feeder chemical composition error.
- T. Transport delays for time consumed by material traveling from raw material feeders to the sampling station, h.
- T_n Sample interval, h (zero for on-line gauging in the example but is more for laboratory X-ray and manual chemical analyses).
- Sample preparation and analysis time, h (0.025 h used in example).
- T. Control interval, h (typically 3 min to 1 h).

Fig. 3(b) uses this equation to show the effect of grinding circuit transport times $T_{\rm c}$ on the homogenizer error $E_{\rm a}$ for homogenizers with 6-, 12-, and 18-h filling times and assuming a control program interval of 1 h ($T_{\rm c}=1.0$) and a 15-min sampling time ($T_{\rm c}=0.25$ h). To show the implications of these curves, consider a system with a delay of 1.5 h and a filling time of 18 h. If the delay were reduced to 0.65 h, the same results could be achieved with a silo of only 12-h capacity.

The results shown in Fig. 3(b) were obtained with corrections made at 1 h intervals. Fig. 3(c) shows the effect of increasing and decreasing the interval between corrections (T_c) . It can be seen that decreasing the interval to 0.5 h




Fig. 4. On-line X-ray chemical gauge in coment plant.




Fig. 5. Laboratory X-ray chemical analyzer in cement plant.

shows small gain with a 12-h filling time, but that increasing the interval to 2 h causes a considerable loss in accuracy.

These results show the necessity of shortening the forward path and feedback path time delays in the raw mix system.

The possible implications of reducing investment in the "front end" of the plant by using principles shown in Fig. 3 represent a distinct and relatively new trend which will likely be used more in the future. Figs. 4 and 5 show views of X-ray chemical analyzers used in cement plants.

Improving Kiln-Cader Design Concepts from a Control Vicucyoint

Analyses of the trends show the following.

- Increasing emphasis is being placed on keeping the arrangement of process flow and auxiliary devices in the kiln-cooler circuit as simple as possible.
- The comments about characteristics and arrangements of kiln, cooler, grate, and selected fan drives previously given in this paper are applicable.
- 3) The larger grate type of coolers are more controllable if individual drives are provided to control air flow to each major compartment and for the cooler exhaust. The older practice of using very few cooler fans arranged with separate dampers to control air flow to each major compartment makes for a tough controllability problem. The trend is to provide separate fans for each function so as to permit the cooler to achieve its best performance as a bent recuperator and as a cooler of clinker [5].
- 4) When coaf is used as a fuel, the trend is to try to reduce the variations in composition, especially the ash content of the coal. Such variations inevitably produce wide variations in chemical composition of the clinker where a




Fig. 6. Two days of computer control of cement kilo-

major component is the widely varying ash content of the coal as it enters the burning process. Blending of such coal may help. Purchasing higher grade coal may help. Some have even shifted to other types of fuel as the problems and costs of using coal have become more evident.

- 5) Another trend is to return dust to the kiln in a more uniform manner to improve controllability. Avalanching of dust in hoppers under precipitators or dust collectors and surving of dust level at other times are factors tending to require violent control actions to respond to such kiln tend perturbations. The trend is to treat return dust as another separate kiln feed and install a return dust surge bin and return dust metering equipment arranged to gradually modulate the average return dust feed rate to fit the general level of return dust being generated.
- 6) Sizing all process components sufficiently large so as to provide "room" for control at top production rates is another trend. It is difficult to attain top qulaity control if the induced draft fan, fuel feeder, kiln drive, and so forth are operating "wide open" at their top limit, i.e., out of range,
- 7) There is more emphasis being placed on the recuperation aspect of the cooler by obtaining good secondary air transcruttre measurements and then using adequate logic to emphasize heat recuperation. Some have pioneered and




Fig. 7. Two days of manual control of same cement kiin as in Fig. 6.

persevered in making good measurements of secondary air temperature.

Figs. 6 and 7 show good comparative but typical results with and without computer control on a kiln-cooler in a cement plant.

Grinding Mill Circuit Design and Automatic Process Control

The basic objective of grinding mill circuit control is to maintain fineness within a narrow band, usually at some maximum production level consistent with the existing process and machine constraints. Usually indirect measurements are required since not many fineness sensors are yet operating. Yet a trend does exist to apply and use more fineness sensors, particularly in cement grinding mill circuits [6]. Trends in grinding mill circuit design which are emphasized even further by considerations of automatic process control include the following.

- Obtain good measurements of mill feed rates, either by weighing feeders or by a combination of total mill feed rate and selected weighing feeders for additives.
- 2) In closed-circuit grinding, sensing of input watts to elevators, separators, and ball mills is always preferable to attempting to obtain equivalent measurements using drive input amperes. Power system voltage affects drive input

Fig. 8. Process control computer installation in centert plant.




Fig. 9. Process control computer installation in coment plant.

amperes but only slightly affects drive input watts. Thus control based on ampere readings may, at times, he based no false information.

- 3) The trend is to place more emphasis on adequate sizing of all components of the grinding null circuit. This especially applies to those handling recirculating load. Good control may be impractical if some of the recirculating load auxiliaries, or of other components, prevent adequate handling of the flow rate which may be inherent due to variations in the process materials actually used.
- Some cement plants designed by Europeans are now being built and include features for closed-loop control of fineness using continuous fineness sensors.

Figs. 8 and 9 show a process computer installation in a cement plant,

TRENDS IN ACTOMATIC CONTROL FUNCTIONS Being Performed

The majority of United States' coment plants using digital process computer control techniques have applied them to the control of raw mix chemical composition, kiln-cooler control, sensor validity checking and alarm logging, production and trend data logging, and daily operating reports.

Grinding mill load control and DDC are also operating in a number of U.S. cement plants with DDC being more widely used in the last few years. Most new cement plants outside of the linited States and Canada are designed by Europeans. In some instances selected European designed cement plants have been significantly altered in their design concepts to better interface with automatic process control principles and equipment. The purpose has also been to keep overall investment to a minimum. Thus a trend for such plants is to not only perform the control and other functions just listed, but to often include, as appro-

priate, additional functions of

- 1) quarry scheduling guidance;
- 2) prehomogenizing pile building control;
- 3) prehomogenizing pile building calculations;
- grinding will load control with maximizing as well as steady-state versions being utilized and with finenessloops, in some cases, being used based on continuous fineness sensors;
 - 5) cement mix composition control;
 - 6) cement silo monitoring and validity checking:
 - 7) monitoring of drives for unscheduled shutdowns:
- S) automatic start-up and shutdown of continuous process departments by programmed logic, including transient manipulation of regulating loops as well as 68-ove control of drives themselves:
- 9) control of overall load coupling for departments between which relatively low surge capacity for materials exists.

A more detailed description of many of these functions is given in [5].

INCREASING AVAILABILITY OF AUTOMATIC PROCESS CONTROL SYSTEMS BY ADEQUATE POWER SUPPLIES

As briefly mentioned previously, a distinct need is to more thoroughly analyze the interrelation of the power supply for the automatic process control system and its major components and the power distribution system characteristics. The distinctive solution—and trend-found useful in many such automatic process control systems is to isolate the power supply for the process control computer and certain critical sensors (such as X-ray gauge and analyzer, oxygen analyzer, and selected instrumentation). This isolated power supply is often in the form of a separate induction or de motor-driven alternator equipped with a flywheel and necessary control to ride through most power system transient disturbances. Such as isolated power supply, when properly designed, provides clean power to these control components.

The result of using such an isolated clean ride-through power supply is that the process control equipment is not harmed, or taken out of service, during momentary dips or voltage losses in the main power supply. In addition, the surges which sometimes get into the main power distribution system and its major components are kept out of the process control equipment.

As plants are designed which integrate automation and plant design together more carefully and include automatic start-up and shutdown of selected portions of the process, the isolated ride-through power supply concept is extended to also include power to the relays controlling the motor control centers themselves. This lays a basis for rapid restart of critical portions of the process following temporary shutdowns due to a short-term loss of voltage in the main plant power system.

In some instances the ride-through power supply becomes hartery supported for, say, periods of from 5 to 30 min in order to permit standby auxiliary Diesel engine

generator sets to be activated and take over the function of supplying critical loads for slow turning of the kiln, for operating pumps, fans, and cooler grates during loss of power from the notical main power source to the plant.

The ability to quickly restart the continuous process parts of the plant after a shutdown due to temporary loss of power system supply voltage is becoming increasingly important in another way. Most interconnected public utility power systems must use high-speed reclosing on their main transmission lines to keep separate generating stations in synchronism during short circuits occurring on lines which interconnect such generating stations. Unless the short circuit is removed promptly and the interconnection between generators restored promptly, the separate generating stations tend to swing apart sufficiently so that they cannot be safely reclosed together without elaborate time-consuming resynchronizing provisions.

The effects of this high-speed short-circuit interruption and subsequent high-speed reclosing, as seen at the cement plant has, is that power is lost for typically 1/3-1/2s, after which power comes back from the utility. During that short time, most drives shut down due to their using instantaneous undervoltage protection.

MINICOMPUTERS FOR CEMENT PLANT CONTROL

During most of the time in which digital process computers have been applied to cement plants, adequate software with interface hardware and necessary peripheral equipment have been available only with medium-sized process control computers. These medium process control computers have the capability of doing any or all of the functions listed in the preceding section of this paper, either individually or simultaneously. Because such medium process computers have substantial total capabilities, they tended to be uncomornic when being considered for a single particular control function such as, for example, control of raw mix chemical composition.

Small or minicomputers have been available for many years. Yet by themselves they are relatively useless on a real-time process control job unless an adequate library or standard software and good application software especially tailored for real-time process control are available. Moreover, the lack of adequate supporting interface hardware particularly suited to the industries to be served had reduced their usefulness in such industries.

Surveys of many existing coment plants in the United States concerning the possibility of applying automatic process control have disclosed that there is a need and a potential asefulness for minicomputers if they are adequately equipped with supporting standard and application software, necessary interface hardware, and supporting training and other installation services.

Such a recent development is shown in Figs. 10-12. These figures show block diagrams of a line of minicomputers backed up by adequate standard software, hardware, and services all aimed at serving this segment of the cement manufacturing industry.




Fig. 10. Raw mix control with minicomputer package using X-ray sensing of chemical composition.




Fig. 11. Kilu-cooler control with minicomputer package.




Fig. 12. Process data handling and 199C with miniconqueter package.

The three minicomputer-based automation systems shown in Figs. 10-12 are for raw mix chemical composition control, for kiln control, and for extended digital capability (including generic DDC software). Each system has the following control equipment and operational features: they are all built around a minicomputer system of hards ware and standard library programs designed to meet process control requirements) controls process through outputs to control devices typically on the COP; each utilizes modern reliable devices for interface with operator-videotype of operator's console plus typer for combination operator's log and alarm log; each is a complete and independent system; each is powered from a ride-through power supply; and each can communicate with other minicomputer-based systems belonging to its own family

as appropriate. The raw mix system shown in Fig. 10 includes an X-ray analyzer for elemental analysis of the raw mix stream samples. The functional control provided by the preengineered software will control up to six raw material feeders, correcting feeder rates as necessary to maintain the sample analysis at the proper chemical composition. The system will also control up to two homogenizers to be batch or continuous filled for a specific chemical composition by adjusting the chemical composition hold point for the raw mix stream. A chemist's log with paper tope punch and reader for dumping and loading programs are included. as is the capacity for various custom options.

The kiln-control system shown in Fig. 11 provides the basic functions of maintaining stable kiln operation through proper setting and adjustment of the primary kiln variables such as feed rates, speed, fuel flow, and air-tofuel ratio. Cooler grater and gas flow are also controlled as appropriate to the type of clinker cooler used. The system has the capability of being able to control the various types of kiln-cooler combinations, dry and wet feed, with and without preheater. Kiln performance log is included. as in the capacity for various custom options.

The system for extended digital equability provides the capacity for extensive data acquisition, for monitoring and alarming, and for daily production summary, and other logging functions; and combined with the extensive data acquisition capacity is the availability of DDC software for digital control of any or all process loops. The set points for the DDC process loops are normally set at the operator's video-type console, although supervisory controls of those set points from another minicomputer system family member is also possible (Fig. 12).

In addition to the previously described equipment and operational features, the successful minicomputer-based automation system must continue to include the full complement of all organizational backing by both users and supplier, including awareness, training, and commitment by the user, and including adequate installation start-up assistance, and follow-on service availability by the supplier. The minicomputer-based system then is simply an extension of the latest automation technology to meet the

evolving needs of the coment industry. All of the fundamental requirements for success still exist and must continue In he not for successful automation to result.

Concuesions

44

We may conclude the following:

- The cement plant owner and his representatives have available even wider choices than before as to the sizes and capabilities of automatic process control systems which they can economically use.
- 2) This breadening of the base for process natomatic control computers to also include the minicomputers, adequately supported by standard software and interface bardwars, means that many existing plants can have automation applied to at least portions of their process which may not have been very economical hitherto.
- 3) Adequate people factors including appropriate job assignments of operating personnel and their supervision. combined with good initial and continued training remain vital for success in automatic control.
- 4) The possibilities of modifying basic plant design for new plants to better adapt to the possibilities of automatic process control are exciting. They lay a basis for significaptly changing for the better total plant investment and operating profitability.
- Success in achieving automatic process control is not an accident. Success is best designed-in from the beginning. To be attained, it principally includes owner involvemenfrom the beginning and thereafter plus heavy supplies involvement from the beginning but tapering off as operation on control proceeds.
- 6) Principal essential ingredients for success with the typical accountability for each have now been identified for automatic process control systems in cement manufacturing plants. Typical economic benefits derived from succe-sful automatic process control by digital computer installation have also been identified.

References

[1] Computer Users Symposium, "Sengelseard of princes cantrol computers for the cement industry," presented at the 1969 IFFE Cement Industry Technical Conference, Toronto, Out., Canada, May 13-15.

[2] R. E. Evans and J. H. Herz, "Seven years of process computer control at California Portland Council Company," IEEE Trans. Ind. Gen. Appl., vol. IGA-6, Sept. Oct. 1970, pp. 472-175.
[3] S. R. B. Ople, "Direct digital controls a total system approach," 1667 IEEE Conv. Rev.

[4] H. Egger, "Design and conveption of integrated patentiated coment plants," IEEE Trans. Ind. Gen. Appl., vol. IGA-5, Nov. cement plants," *IEEE* Dec. 1969, pp. 752-758

[5] M. R. Huffort, D. L. Lippitt, and E. A. E. Rich, "Applications of digital computer control to the cement months forme propresented at the 1968 bat. Seminar on Automatic Control in Line, Cement, and Connected Industries, Brussels, Belginto. Sept. 9-13.

[6] J. Warshawsky and E. S. Porter, "Automatic sampling and incomment of surface area of pulverized material," IEEE Trans. Ind. Gen. Appl., vol. IGA-5, Nov. Dec. 1969, pp. 773-

[7] F. Lebel, A. Goy, and D. F. Bamilton, "Computer direction to

quarry operations," Rock Products, Mar. 1967.
[8] S. Levino, "Sophisticated sampling systems optimize computer operations at Allentown Progland Coment," Rock Products, Apr.

 [9] D. D. Bedworth and J. R. Faillace, "Instrumenting cement plant for digital computer control," ISA J., Nov. 1965.
 [10] J. R. Romig, W. R. Morton, and R. A. Phillips, "Making rement with a computer control system," presented at the 1961 IEEE. with a computer control system. Cement Industry Tecloical Conference, Passidena, Calif., Upr. 11/17.

[111] J. R. Romig and W. R. Morton, "Application of a digital computer in the general making process," IEEE Trans. Ind. Electron Conte. Insteam., vol. 1ECI-13, Apr. 1966, pp. 2-9.

[12] E. A. C. Rich, "Communication 1965," presented at the 1965 [P.F.C. Cement Imports Technical Conference, Allegtowns Pat. May 12/13

[13] J. Seringeste, "Instrumentation and routed for industrial minerals," current and future," Can, Mining Met. Bull., July 19657

[11] C. J. Dick and R. G. Schlamb, "bacge size clinker cooler operations," presented at the 3rd Amor. Cement Industry Opera-tions Seminar, Chicago, III., Nov. 26, 28, 1967.



E. H. Gautier, Jr., was born in Mobile, Ak., on April 26, 1925. He received the B.S. degree in electrical engineering from Duke University, Durham N.C., and has engaged in postgraduate work at the University of Pittsburgh, Pittsburgh, Pa., and the Virginia Polytechnic Institute, Blacksburg,

He has been with the Westinghouse Electric Corporation, the Elliott Company, and the Pitt-burgh Plate Glass Company, He joined the General Electric Company in 1962 and is presently Segior Sales and Application Engineer at their Manufacturing and Process Automation Division, West Lynn, Mass. He is experienced in the automation practices of industrial drives and processes in the cement, steel, and glass industries.

Myron R. Hurlbut (S'55-M'58) was born in Klamath Falls, Oreg., on September 2, 1936. He received the ILS, degree in electrical engineering from Oregon State University, Corvalles, in 1958

the joined the General Electric Company upon graduation and completed their Advanced Engineering Program in 1961, After a year as Supervisor of the Advanced Engineering Prograph he spent four years working to computerized patient monitoring as part of the medical observation work at the X-Ray Department in Milwaukee, Wis. Since 1966 he has worked in comput plant automation, fast with the Process Computer Department, Phoenix, Ariz., and presently with the Manufacturing and Process Automation Marketing Department, West Lynn, Mass. He has been awarded three patents for coment kila control systems.

Mr. Hurthut is a member of Phi Kapps Phi, Tau Beta Pi, Eta Kappa No, and Pi Mu Rosilion, and is a Registered Professional Engineer in the State of Ohio.





Edward A. E. Rich (M'38-SM'45) was born in Salt Lake City, Utah, in 1916, He received the B.S. degree in electrical engineering from the University of Utah, Salt Lake City, in 1937.

He has been with the General Electric Company since 1937. He spent two years in various test department assignments and eight years as a designer of synchronous machines. In 1947 he joined the Industry Sales and Engineering Operation Schenectady, N. Y., and is now principally involved in General Electric's engineering and sales relations with the glass and cement industries. He is the author of numerous IEEE and other technical papers presented in the United States and in other countries.

Mr. Rich served as Secretary of the Cement Industry Committee of the IEEE IGA Group for eleven years and is presently Chairman of the Control Working Group of the Glass Industry Committee, Since 1966 be has served as Vice Chairman, Papers, of the Technical Operation Department of the IGA Group, Has also served as Member-at-Large of the Group Ad Com in 1970. He received the 1969 Distinguished Service Award of the Coment Industry Committee,

The operation of a paper machine is critically affected by the complex interaction of subsystems that traditionally are subjected to independent control action. This article describes the design of a control system for a paper machine that takes into account such interaction, and shows how the design technique may be applied to a basis-weight/moisture-control system.

Interactive Control of Paper Machines

E. B. DAHLIN, Measurex, Inc.

Good paper-machine control must include coordination of such subsystems as refiner, headbox, and dryer, and speed and stock feed. Without such coordination, control actions that are taken in one part of the overall process may be major sources of upset in another part. Specifically, refiner adjustments may upset moisture control; speed changes may influence paper formation unless compensatory headbox actions are taken; setpoint changes in basis weight may cause both an upset in moisture content and a variation in sheet strength.

Effective handling of interactions among papermachine subsystems may be initiated by constructing a control system that takes advantage of existing analog controls while employing the full power of digital computing techniques. The resulting control system is not too complex, yet greatly improves the output product, and at the same time keeps open as much digital computer capacity as possible for more sophisticated algorithm implementation.

For a general approach to mathematical modeling for the paper industry, Ref. 1 is suggested. Previous work by the author on certain algorithms appears in Refs. 2, 3, 4, and 5. The experimental data used in this article was gathered as described in Refs.3and 5.

Paper machine influences

The table on the next page establishes qualitative telationships among essential independent variables that may be either random disturbances or manipulation inputs, and an array of dependent variables. Variables preceded by an asterisk are normally manipulated and variables that can be observed are boxed.

Control objectives may be defined from a study of this table. The basic need for automatic regulation stems from the existence of the disturbance variables. Measured and manipulated variables afford possibilities for forming feedback control loops. The table also indicates simultaneous effects of manipulated variables upon variables related to specifications for the product quality, such as basis weight, moisture, and formation.

It is often useful to stabilize fiber flow by cascaded control around the stock valve. In the table, fiber flow is identified as dry stock flow (DSF), and is defined as the product of consistency and stock flow. The feedback loop, closed from calculated DSF to stock valve position, will be affected by consistency reading poise and temperature impact on the consistency meter calibration.


However, these steady-state calibration errors are not too critical to good control because the long-term behavior of fiber flow is determined by feedback of basis weight. The usefuless of the calculated DSF loop is rather to prevent short-term variation in consistency from upsetting the basis weight and the moisture content of the reel.

The feedback loop from steam pressure to steam valve position is normally implemented with analog pneumatic controllers. Within the dynamic range of this control loop, the effects of steam line pressure and flash tank pressure are prevented from propagating through the system to influence dayer heat flow rate and reel moisture.

Interactive computer control system

The block diagram of Figure 1 shows how a digital computer may be applied to a paper machine for the purpose of improving product quality through more sophisticated control of interactions among operating subsystems. The computer receives measurements of quality-defining variables and performs highly complex analysis of, for example, nonlinear calibration characteristics and calibration parameters for different paper grades. Production rates, fiber consumption per produced reel, and means and variances of quality-defining variables can be prepared regularly for management. The computer can calculate on-

FIG. 1. Binck diagram showing how a digital computer may be applied to a paper machine to improve quality of the product through muter suphisticated control of interactions among the several subsystems of the wet and dry ends.



line the true cross-direction profiles of, say, basis weight, bone-dry weight, and moisture.

These and other complex functions are routinely performed as shown in Figure 1, where the computer implements algorithms to supplement the analog control of local operations. This system incorporates features that are not generally included in paper-machine control.

To illustrate the methods used, a relatively simple system for controlling basis weight and moisture will now be discussed (Figure 2).


The subsystem for pulp-flow control consists of a flowmeter feeding a signal to an analog flow controller, which then manipulates the stock valve position. A consistency meter transmits a signal to the digital computer. A program provides digital filtering for eliminating high-frequency noise associated with the consistency measurement. After noise removal, the program calculates flow set-point corresponding to fiber flow (dry stock flow or DSF). Implementation of this loop with a mixture of analog and digital hardware provides a profitable balancing between dynamic performance and cost.

The dryer-control system is a conventional pneumatic control loop regulating the steam pressure in a dryer section, usually the one directly ahead of the basis weight and moisture scanner.

The supervisory controller utilizes measurements of basis weight and moisture obtained (preferably) at scanning speeds between 500 and 1,000 in, per min. These speeds enable the computer to have better process information to work with in, for example, calculating cross-direction profiles.

Process identification

The objective of process identification is to determine process dynamics parameters—a must step in constructing the process mathematical model if an adequate control system is to result. The parameters are






FIG. 2. An Illustrative example of a combined basis-weight and maisture-control system, the subject of detailed discussion in this article.

required for both the design and the tuning phases.

The procedure is to introduce small upsets in the manipulated variables and collect the response data in computer memory. After a small perturbation of the stock valve, for instance, a variation in stock flow, consistency, basis weight, and moisture will be observed. Again, a small variation in steam pressure setpoint will cause changes in steam pressure, moisture, and basis weight that are transmitted to the computer. The required parameters are obtained by analysis of such response data.

The criterion for a good model is that it provide the basis for good control-system tuning. The degree of needed accuracy of parameter estimation also depends on the loop sensitivity to discrepancies between assumed model structure with parameter values and actual process dynamics.

In the application being discussed, an adequate model structure can be derived from the wet-end model equations of Beecher, Ref. 1. Ignoring the head box time constant, the simplified linear model developed by Beecher is

$$\frac{\Delta BW}{\Delta DSF} = K_4 e^{-1r} \frac{1 + \tau_2 s}{1 + \frac{\tau_2 s}{r_f}} \tag{1}$$

where $\Delta BW =$ basis weight change at the root

 $\Delta DSF \Rightarrow$ change of concentrated pulp flow to paper machine (gallons dry pulp per min.)

 $K_b = gain constant$

 $\tau = 1$ ransport delay from stock valve to reel

 τ_2 = mixing time constant in the wire pit

 r_f = the fraction of fiber flow that does not circulate through the wire pit (retention)

s = Laplacian operator

This model being acceptable for the wet end of the machine, the dryer is next considered. The nature of a response to a small steam-pressure change is obtained from a heat-flow analysis of the drum, Figure

3. If the felt is the same temperature as the pocket air, the heat flow per unit area may be modeled as in Figure 4. The driving signal is the temperature on the inner surface of the condensate. The sheet is considered as having a wet and a dry section, the latter resisting water removal. The rate of water removal is

$$F_{\nu} = CU_{\nu\nu} (T_{\nu} - T_{\nu}) \tag{2}$$

where C = reciprocal enthalpy of water evaporation $U_{4m} =$ heat conductivity per unit area between the wet sheet node

 $T_A = -t$ emperature of the fibers in the sheet

 $T_{\bullet} = \text{temperature of the water in the sheet}$

With temperature as the analog of voltage, heat capacity as the analog of electric capacity, and heat-transfer numbers as analogs of electric conductivities, the transfer function for Figure 4 may be written

$$\frac{F_{w}(s)}{T_{1}(s)} = \frac{C\eta}{R_{1}} \frac{AB}{(s+A)(s+B)}$$
 (3)

where

$$\eta = \frac{U_{4\pi}}{U_{4\pi} + \frac{1}{R_{44} + R_{16}}} = \frac{\text{incremental (4)}}{\text{dryer efficiency}}$$

$$R_{i} = R_{i1} + R_{73} + R_{p} \tag{5}$$

$$R_{p} = R_{10} + \frac{1}{U_{1w} + \frac{1}{R_{1w} + R_{10}}}$$
 (6)

$$R_{ij} = 1/U_{ij}$$

A. B = characteristic radian frequencies of the network

When the sheet is transported through the dryer section—all of whose drums are assumed to have the




FIG. 3. Crass-section of dayer drem used to develop model, Figure 4.

same characteristics—the total water content of the sheet element is

$$w(t_1; t_0) = w(t_0; t_0) - \int_{t_0}^{t_0} \gamma F_w dt$$
 (7)

where $w(t_1; t_0) = weight of water per unit area at time of the element that entered the dryer section at time <math>t_0$.

T - the fraction of the total dwelling time in the section during which the sheet element is in contact with the steam drums

From the concept of Equation 7, the water content seen by a fixed observer located at the end of the dryer section and watching the sheets go by can be expressed by the differential equation

$$\frac{dw(t)}{dt} = \frac{dw_0}{dt}(t - \tau_d) - \gamma \left[F(t) - F(t - \tau_d) \right] \quad (8)$$

where w(t) = water weight per unit area at dryer end

 $w_*(t)$ = water weight pua at dryer entry

 r_{d} = dwelling time in the dryer section

Taking the Laplacian transform of Equation 8 and combining the result with Equation 3 yields the dryer-section transfer function:

$$\frac{w(s)}{T_1(s)} = -\frac{\gamma C \mu}{R_s} \frac{A}{s+A} \frac{B}{s+B} \frac{1-e^{-r_s}d}{s}$$
 (9)

The constants A and B depend upon the heattransfer coefficients and the heat capacities of the system, and are difficult to estimate. In a typical dryer, A varies widely while B is relatively independent of the heat transfer to the drum, Figure 5. The Areflects the condition of the internal heat transfer of the drum. Analysis of heat transfer between drum and sheet, wet and dry sheet nodes, and sheet to air pocket shows that A and B are both fairly independent of these parameters.

Equations 1 and 9 define a reasonably adequate model structure for purposes of process identifica-




FIG. 4. Electrical analog natuork for dryer from, explained in text.





FIG. 5. Comparison plot of characteristic radian frequencies A and B of the dryer-dram analog of Figure 4.



F16. 4. Response to perturbations during an identification experiment of A (basis weight; and B (dry stock flow). The solid curre of Figure 6A in the response to the data in Figure 6B when used as a driver of the bads-weight model. Correspondence of this curre with the plotted data shows that a good model has been constructed.


tion. It is in practice feasible, Ref. 3, to combine these two structures into a single form:

$$Ke^{-r} \cdot \frac{C}{s+C} \tag{10}$$

where K, τ , and C are gain, transport delay, and pole, respectively. Each of these parameters is individually determined for the two transfer functions of Equations 1 and 9. If this simplified form is used, there must be very short intervals between perturbations on the identification process, Ref. 3. A method for determining K, τ , and C by analysis of the data from an identification experiment is given in Refs. 2 and 6.

Figure 6 shows the response to perturbations during an identification experiment of A, basis weight, and B, dry stock flow. When the input time series data of Figure 6B is used to drive the basis-weight model, the solid curve of Figure 6A results, indicating by agreement with plotted data that a good pro-

FIG. 7.A — Plot of steam pressure variation obtained by exposing its setpoint to step perturbations. B. — Correspondence between observed response of moisture content and response obtained by driving the model with the data of Figure 7A.



cess model has been established in the computer.

Exposing the steam-pressure setpoint to perturbations yields the nonlinear behavior shown in Figure 7A, revealing the water-removal limitations of the steam drums. Figure 7B shows correspondence between observed response of moisture content and response obtained from driving the model with the data of Figure 7A.

The method illustrated here has been tested over many variables on a variety of paper machines. The conclusion is that effective tuning of larger systems can be accomplished by this method of process identification.

The control algorithms

For the system of Figure 2, algorithms are designed to obtain a specified response to setpoint changes in either moisture or basis weight. This response is overshoot-free and has exponential settling characteristics. Observations of closed-loop operation have been made on many installations, and the effectiveness of loop decoupling and transport delay has been verified, Refs. 4 and 5.


The process model of Figure 8 is used for controller design. The hold blocks maintain a continuous output signal updated periodically by the computer, which acts as a sampling device. The hold functions are incorporated in the steam manual-auto station and the analog flow controller shown in Figure 2.

The closed-loop dynamics of the steam-pressure loop are represented by a single pole, E. Cross-coupling characteristics are indicated by parameters α_1 and α_2 . An illustrative example of cross-coupling networks is given in Figure 9 and discussed later in some detail.

The dynamic effects of scanning, and of the resulting control by the cross-machine averages for moisture and basis weight (alternately bone dry and conditioned), are included in the model of Figure 8. The averages are calculated from sums formed over the samples taken during a single scan. In the model, continuous integration serves as an approximation for this calculation. Such approximation significantly reduces the complexity of the final control algorithm without producing any effect on control-system tuning. The symbol z^{-1} indicates a time shift equal to the scanning time increment T.

In Figure 10, speed of settling is shown as being dependent on a parameter (λ) that is chosen as high as possible consistent with permissible frequency and amplitude (or steam pressure and stock-flow changes demanded by the controller. Better control requires greater activity in manipulating variables. Often, however, the maximum value of λ is determined by overshoot characteristics generated by nonlinear phenomena not accounted for in the model.

As to decoupling, let it be assumed that a moisture scipoint change is made, Figure 9. The algorithm CII will then see a positive moisture error d and call for a steam pressure decrease e. When steam pressure








FIG. 4. Model for design of a cross-coupled controller desir had in text. Cross-coupling not only reduces satisfied interaction but produces a faster, tighter control response.

FIG. 9. Disstrative cross-coupling network for system of Figure 8, showing how disturbance of either setpoint will result in an offset of the expected disturbance in the companion control channel.





.0. Settling speed curren for basis weight (A) and moisture (B) has a dependent on the value of parameter a explained in teat.

FIG. 11. Response curies of the moisture side of the controller with all cross-coupling removed. Note the oscillatory results for various values of the parameter A.

decreases, basis weight and moisture will be affected according to response curves indicated by f and g. Due to process interaction, not only is moisture changed but basis weight is also upset. Eventually the basis weight algorithm C22 would correct the basis weight error, but this needless upset is avoided by operation of the decoupling algorithms C12 and C21.

Algorithm C21 will have already seen the moisture error d that occurred with the setpoint change, and called for a stock-flow decrease h. This has resulted in a nullilying effect on moisture and basis weight as indicated by signals f and k. Proper selection of algorithm C12 can similarly offset the effect of a basis-weight setpoint change on moisture.

In addition to interaction-free setpoint change, the decoupled controller achieves much faster control action than do independent basis weight and moisture controllers. Figure 11. Using normalized units to indicate deviation from setpoint, the graph shows moisture response to an upset when the two controllers are applied without decoupling algorithms. The graph may be compared with moisture response in Figure 10B, where much tighter control is obtained with good stability.

The decoupled controller prevents unnecessary

control actions. When a consistency variation causes simultaneous upset in basis weight and moisture, for example, the combined effect of the algorithms in Figure 9 will cause a stock-valve correction, leaving steam pressure unaffected.

It is hoped that this discussion of a combined basis weight and moisture-controller design has indicated how the basic principles may be applied to much more complex control systems.

REFERENCES

- "Dynamic Modeling Technique in the Paper Industry," A. E. Beecher, TAPPI, Vol. 48, No. 2, pp. 117-120, February 1963.
- "Os-Line Identification of Process Dynamics," E. B. Duhlin, IBM Journal of Research & Development, Vol. 11, No. 4, pp. 408-426, July 1967.
- 3 "Process Identification and Control on a Paper Machine." E. B. Dahlin and I. B. Sanbarn, IFAC/IFIP Symposium, "Degital Control of Large Industrial Systems," Toronto, Canada, June 17-19, 1968.
- 4 "Designing and Tuning Digital Controllers," Part I, E. B. Dahlin, Instruments and Control Systems, June 1968.
- "Designing and Tuning Digital Controllers," Part II. E. 8.
 Dahlin, R. L. Zimmer, M. G. Hotnet, and W. A. Wickstrom, Instruments and Control Systems, July 1968.
- 6 "Process Identification for Control System Design and Tuning," E.B. Dahlm, Measures Corp., and D.B. Brewger, Westvaco Corp., Control Engineering, April 1969, p. 81.

-		



INTRODUCCION A LAS MINICOMPUTADORAS (PDP-11)

HARDWARE VOLUMEN II

M. EN C. MARCIAL PORTILLA R.

JULIO ,1979.

	,	
		•

DE CA INSTRUCCION (STUDION) ASSET EJECTION

REGISTED DE INSTRUCCION (IR) CONTIGUE IN CHEROLOGIA INSTRUCCION (PRESENTE).

REGISTED DE USO NEWERAL (MCCUMULA DOR, , LEGITATO ADITALETICO REGISTED DE INDICE ETZ).

DEUISTED ME UN SOT - GUMEDA EL BELU L'MON DE LA OPERACION EFECTURON , DIFERENU, LARRY , DIQUO ETC

U.A.L [ALU]

LAGICA DE CONTROL .- ASCORPTICA LAS COROS Y UNOS PE LA INTRODUCCION GNI EL IR. PARA GENERAR LOS PULIOS. OC TIEMPO Y MIVELES ADGICOS.

Buse s.

TONECCIONES OF E /1.

O PERSON OF PROCESSION

INSTRUCCION FETCHIN: TOMAL INSTRUCCION)

C: CONTENIOS RT P.C. PITAS AL M.A.R. —

AMINITAUCCION DIRECCIONADA ES LEGION WEL M.B.R.

Y RE AHI AL I.R.

CJECUTA SUSTINUCCION. - UNA NEL SUE LA INTRUCCION ESIA EN EL I.Z. ES OGGOSTICADA Y MILA AL CONTROL DE DELL'INJES SE MUNICIPAL LAS SUPPLEMENTS SE EJECUTA UNA INSTRUCCION. - CADA UEZ QUE SE EJECUTA UNA INSTRUCCION SE EN AUMENTA EN MADO DE DESTRUCCION SE EN AUMENTA EN MADO DE DESTRUCCION SE EN AUMENTA EN MADO DE DESTRUCCION DE CAMBO

EN LA SIGNIFINIE FIGURA SE MUESTRA LA ORGANIZA CIBNI OB UNA COMPUÍA DORA DE 'OF UNA DIRECCION'




Fig. 2-1. Organization of a "basic" single-address minicomputer.

LA WAL TIGUE LOS STAVIGNIES MODULOS!


HEMORIA. - (CORE O C.I.) SUAZON EL PROGRAMA:
INTRUCCIONES Y LOS ONTOS.

PLOS.

REGISTRO DE MOLOLIA (H.B.R.) CONTIGUE LA INSTRUCCION O .

PATO QUE EUTRA Ó SALE DE LÁ MERDEIA .


REG. DE DIRECCION DE MEMORIA (MAZ) - CONTIGUE LA DIRECCION



ΦĦ0 €7	zai Auv	T20(CiON)	ti Pica	HUEUG HEH [CERO]
A008. 100 104	eribuera **	60140 HOY HOD	o REANDD CEED, ACC UND, ACC	

HODOS DE DIRECCIONAMIGNITO.

COMOSE UIO EN KLASE PASAGA CON & JUG. L.P. GRITALVA
UNA PALABLA DE COMPUTADORA LUCE ALLA SIGUIRNIE FORMA.



BURNUÉ WUNCHANTE, SE UTILIZAN LES ULTIMOS E BITS PARA DIRECCIONAR. LAS COMPUTADORAS (MANIS 3 MICROS) USUALMENT PREMÍTEN UARIOS MODOS DE DIRECCION DELOS QUO A CONTINUARIOS SE MENCIONAN.

DIRECTION ON PHISINA CERO (SE DIRECTIONAN 2011 PARABETS

AL PRINCIPIO PELA HEHORIA PRINCIPAL. — 12. 51 0=8

SE PUEDEN DIRECCIONAL 255 (2°=28) PARABETS.

PAYINA PRESENTS. SE NUIDE LA MENORIA OU RES PAYINZA

(SI DE 8) Y UTIVER O PARA ESPECTACIO LA MESCCION OU
LA PARINA DE LA CUAL SE ZHO HA PRESENTE INSTRUCCION.

DIRECCIO NAMIGNED EGLATIVO - UTILIZA A D COM UN NUMBERO CONSIGNO Y 18 44 SUMA ALA N'ESCOION AS LA CUAL SE TOMO LA INTRUCCION PRESENTE.

DIRECCIONAMIENTO CON REGISTRO BASE - SE DIRECCIONAMIENTO

ES SIMILAR AL ANTERIOR, EXPITO QUE LA DIRECCION SE AVARRA EN UN

MERITED BASE (CUYO CONTENTO DE CONTEDER CON OTRAS INTENCRIANTES).

REGISTED DE INDICE MUNICIPALIDO DE LA DIRECCIONS (1)

DIZECCIONAMINITO INDIRECTO. — BE DIRECCION AMIGNITO SE

WEND A CARD EN CONJUNTO CON UNA BECAS FORMAS ANTERIORES

EL DIRECCIONAMIGNITO INDIRECTO NA BE CONFENION ESTECIFICATE

PORO, PACA DIRECCIONAR OTRA PACABRA, ONG CONFENION TECNIO

UTILIZADO COMO PATO. — CON 16 PATAS SE PUEDON

DIRECCIONAR 64 K PACABRAS (216).

TOWAS LAS CONFUTADORAS ACEPTAN Y ENTEN DATOS UTINS ON UN STANDER DE DATOS EN CONSUNCION DE DATOS EN CONSUNCION DE DATOS EN CONSUNCION DE DATOS (PROCEDE DE DATOS DATOS DE DATO

EL SISTEMA DE INTERBUPCIONES Y PRIORIPANS 65 UITAL PARA UNA COMPUINDORA, PUB DO LOBUNCO A LOS DIFERENTES DISPOSITIVOS CUANDO LO REBUNCEFU, O CUANDO EXILEGUANA UNA FALLA, O PERNIAN DE LA INFORMACION.

NENDOS VINEJENPLO DE INTERRUPCION EN ELS.

- 1.- GUALDA & CONTENIDO OG TODOS LOS 264 ISTED FAN MANGERIA Z.- CONTENIO DETERMINA QUE DISPOSITION ABUERO WA INTERRUPCION
 - 3.- SE INICIACIS A LA SUBBUTINA DE INTERRUPCION,
 HASTA THE HASTA LUE AUGOG SAPIFECHO EL
 DISASTINO ONE HA DISPARA
 - 4.- REGRESA EL CONTENIAD DE LOS REGISTROS QUE FORENO QUALDADOS FIU EL PASO /
 3.- CONTINUA EL PRESENO.

PARA TENER MA TRANSMISION DE DATOS EFFCIENTE, CASI TODAS

LAS MINIMICOMPUPA DORAS UTILIZAN RA. MCCESO DIRECTO A MINICOPIA

(DMA). EL DMA, PROUEC UN ACOPIA MIRITO "RAPIDO"

ENTRE HA COMPUTA DORAD Y LA MEMORIA (USUALMENTE DISCO),

MARA LLEVAR ACAGO TRANSFERENCIAS MASINAS DE INFORMA
CIDN. SI NO SE TIBNE D.M.A. MAY QUE INTERRUMPIR Y

LEVAR ACAGO EL PROCESO DEL CRITO ANTRIOR MURE. — PARA

CADA PALABRA (O BLOQUE) PRANSFERIO EL DMA UTILIZA

UN CICLO DE MEMORIA. LA MANERA TIPICA DE VITURAR.

EL CAUAL DMA EL CA SIGNIFUTE.

COMO FUNCIONA EL DMA.

IT WANDO LA COMPUTADOBA FITA L'ITA MON TERMIMITAL

BATOS FUTEL LA MEMORIA PRINCIPAL Y EL DISCO, SE TENNSFIERE

INFORMACION DE INICIO A LA INTERFASE DEL DIMA.

ESTA INFO. INCLUYÉ LA DIRECCION DE LA PRINCEA PALABRA

BEL BLOQUIS TANTO PARA LA MEM. PRINCIPAL COMO PARA

EL DICO, ASI COMO EL NUM. DE PALABRAS EN EL DISCO

FINALMINIS SE INCLUYE MA DIRECCION (SENTION) DELA

TRANSFERENCIA, ASI COMO UN COMANDO DE INICIO.

LA COMPUTADORA CONSINNA CON SU TRABAJO NORMAL,

DEJ ANDO AL DNA POR SI SOLO

2.- LA INTERFASE DE OMA SE ESPECA A DIE AMERICA

M 1º DIECCION DE BLOQUE EN EL DISLO , MANDA UNA
SEÑAL ALA LOMPUTAMORA. LA COMPUTAMORA SERMINA EL

CICLO INICIADO , y NO MACE NADA QUEANTE UN CICLO
TOE MEMURIA. EL CANAL DEL DMÁ SE ROBA EL

CONTEOL DE LA MEMORIA ONLANTE ENTE CIELO TRANSMITÍMICO
UNA PALABRA. UNA VEZ TRANSMITIDA LA PALABAA LA RE

COMPATADORA LONTINUA LONSU OPERACION JIN HABERIE.
PARO CUENTA, QUE UNA TRANSMISION A MEMORIA 18

LECO ACABO.

3. UNA UER ONE TODO EL BLOQUE FUE TRANSFERIOU, LA
INTELFASE DIMA PARA. MANDA UNA JEÑAL ANA COMPUTADUR
OUT TELMINO, HACIGNOU UTO DEL SISTEMA DE INTERLUPCION.
LA COMPUTADORA PUEDE AHOLA MACRE USU DE LA
INFOLMACION EN HEMORIA. (O DEL ESPACIO)

PRIORIDAD MAS AUTA DE WALDUIGE STED DISPOSITIVO PEETS.

VEAMOS A CONTINUACION LA DEGANIZACION

DE UNA MAGNINA "POPULAR" LA POP 1/,
y PROFEL UTILIZAT GATA MAGNINA GN "INTERFAZ".
TOMA DE INTERES GNESTE WIZIO.

LA COMPUTA DORA POP 1/ WITH OZGANIZADA ASI:

I.- WHUTH IOW UN BUS CANTAL) MUTCO AL CUAL ESTAN CONSCITACOS SE PROCESAGOE, UN MEMOLÍA, Y TOPOT LOS PERÍFERICOS. EL BUS TIENE 56 CINERS , Y ESTAS SON:

K LIMAS NE AGIOS 13 TRANFORMOIG DE PRIORIDADES 18 LIMAS DE DIRECCIAN 7 RONTAOL

TODAS LAS LÍNEAS SON BIDIRECCIÓNALES, EXERTO S.

CAPA DISPOSITIO ESTA DIRECCIONARD COMO UNA LOCALIDAD

PA MEHOLÍA, EXERTO QUE LA DIRECCIÓN OS MAJOR RUE ...

WALONICE LECALIDAD.

y prioriona Es

1. UN SISIEMA DE INTEREUPCIONES FRENIELE, QUE PERMITE A WALDUREZ DISPOSITIVO TOMAR CONTROL DEL BUS, SIGNIZE Y WANDO EL CIU MUBIESE TERMINADO UNA INSTRUCCION O

UNA TRANSFERENCIA DE DATOS HUDIESE TERMINARO DE MANDO UN POSPOSITIVO TOMA CONTREL PER BUS, EC CPU DEJA CO QUÉ ESTABA MADIGNOO, A IMICIALIZA UNA RUTINA DE SERVICIO, PARA LATISTACER EL DISPOSITIUO. EL DISPOSITIUO EN CONTROL PUEDE TRANSFERIR INFORMACION A CUALQUIER OTRO MISPOSITIVO, ESTO SIGNIFICA QUÉ UNCONTER DISPOSITIVO TIGUE UN CAUAL DIMA.

BLAS INSTRUCCIONES Y CA ORGANIZACION OCLA MAGNINA
ESTA HECHA PARA RECONOCCE RAPIDAT-VENIZ UNA INTEREUTCION,
ASÍ COMO SU PRIORIDAD.

INTERFAZ EN UNA MINICOMPUTADOZA.

LA INTER PAR GUILE UNA MINICOMPUTADURA Y WALQUIER DISPOSITIVO DE C/S RUE UTILIZA TRANSFERENCIA
PROGRAMADA DE DATOS, TUDO WERA LAS SIGUIENTES POS
FUNCIONES

1.- TRANSFERENCIA DEL DATO (MILABRA) CNILE LA COMPUTADOLA Y OL DISPOSITIVO DE C/S SECCECIONADO.

RESINCICIONERE QUANDO LA COMMETADORA Y EL DISPOSITIVO SECECCIONADO ESTEU RISTOS PARA TRANSMITIR LOS DATOS, UTICICANDO EL SISTEMA DE INTERRUPCCION Y PRIORIANO.

10 ANTELIOR SE LLEUA ACABO EN LA CONPUTADOR UTILIZANDO AMBOS 'SOFTWARE' Y "HARRWARE" Y UN SISTEMA (INTERFAR) .

POR EJEMPLO II SE QUIEREN TRUSHITIZ DATOL DE UN ACUMURADOR

(A(5 ~ AO) A UN REGISTRO (X4 ... X0), CONTINERRA DE

MUESTRA EN LA SIQUIENTE PIGURA ... CA COMMITADORA LECECCIONA UN

OISPOSITIVO ESPECÍFICO CARGANIO "SU NUMERO", EN UN REGISTRO

SECECCIONADOR DE DISPOSITIVO. N. POR EJEMPLO PARA EL DISPOSITIVO

13 NO - DIS = 001101 = 13.

EC CIRWITO DE-CODIFICA LA SEÑAL Y GENERA UNA SEÑAL DE DISPOSITIVO SECECCIONARO!





Fig. 6-32. Lengthering data from the computer to a device interface,



176.0.00 Typical I/O Interconnections for devices using programmed daja transfers. 6/75, 56 POOR OU ST KA COMPUTA OORA TIGUE. PALABRA PER 1/65 6/75, 56 POOR OU TENER HASSA 26-64 O'SPOSITIVOS DE 6/8 y CL BUS CONSISTIENER HASSA 26-64 O'SPOSITIVOS DE 6/8 y CL BUS CONSISTIENER 160 (11,024 ANTERIOR)

16 LINEAS DE 04TO)

6 LINEAS SECECCIONAPOLAS DE NS POSITIVOS

X LINEAS DE CONTROL DE LA COMPOTABOLA AL
DISPOSITION

Y LINEAS OF CONTROL DEL DISMITTION ALA COMPUNELL

ANS LINEAS DE CONTROL SINCADNIZAN LA TRANSFERGUIA DE DATOS, EL JUNCIO Y FINAL DE DAS OPERACIONES, ASÍ COMO EL CONTROL DEL SISTEMA DE INTEZAUPCION Y PRIOZIDAJES.

PURANTE UNA OPERACION DESALIDA LOS PATOS SALENI DEL.

ACCMULA DOR (QUILA CO MARTADORA) AUN REGISTRO (NI GA


INTELFAZ. ESTE REGISTRO SE UTILI) Q PAGA FENER COS

DATOS NISTOS CUANDO SE NECESTRA

EL WAL OWERE DESPUES DE DATOI 9 ANTES DE DATOS

LOWAL SE UTILIZA ON UN PRESET RELAS LINEAS DE DATOS QUE UAN AL REGISTRO DE F.F. (UEL SIGUICNIE FIGURA)

EL RULSO PATOP ES ANO CON EL DISTOSTIVO SECCIONAME
PARA FORMAR UN PULSO EL CUAL HACE UN PRESET DILECTO
EN TODOS LOS F.F., DESPUES DATO 2 ES ANO
CON EL DISPOSITIVO SELECCIONADO Y CON LAPA LINEA DE DATOS
PARA TENEL UN CABAL DILECTO GULLADA F.F.



LATRANSFERRUCIA DE OATOS DE UN LEGISTRO A UN ACUKULADOR EN LA COMPUTADORA SE ILUSTRA A CONTINMICION.

EL LEGISTAD DE CECCIONADOL DE DISPOSÍTIVO COULA COMPUTAPORA MAUDA UN PULSO DE CONTROL DATII A FODAS LAS INTERPACES.




Fig. 6-14. Transferring data from a device interface register to an accumulator in the computer.





Fig. 5-35 Rudimentary Interrupt system.




Tisking degram

Strace Interrupt ~

SISTEMA RUDIMENTARIO SE VERA COMO SE MUESTRA EN LA SIGUIENTE FIGULA

1



the 6-37 Rudimentary priority system.

COMMUNICIO MALIOS DISPOSITIVOS SUECEM INTERBUMNICAMO UMA FORMA DE RESOLUER ESTE PROBLEMA ES UTILIZANDO UM SISTEMA DE PROBLEMA ES UTILIZANDO UM SISTEMA DOS DEBE DE ASEGURAR DUS SOCIAMONTE UM DISPOSITIVO SE DEBE REDIMOCER A LA UEZ. LA COMMUNADULA INICIA SU TALEA DANNO SERVICIO AC DISPOSITIVO DE MAYOR PROBLIDAD, PARA LO CUAL DESA. LA SENAL DE INTERBUPELIUM DE ESE DISPOSITIVO DE MOITAMODO LAS SEÑALES DE INTERBUPECION DE LOS DISPOSITIVOS DE MENDOS DE MAYOR DE MAS SEÑALES DE INTERBUPECION DE LOS DISPOSITIVOS DE MENDO.

UNA FORMA OF RESOLUTE EL PROSCEMA ANTELIOR ES

UTILIZAMOS UNA MASCALA DE PRIOLIDADES. EN CA

WAL LADA DISPOSITIVO ATOMO DE LOS 16 GRUPOLI

DE PRIORIDANOS. SI HAY 2 DISPOSITIVOS COM LA

MISHA PRIORIDAD UNO MO DUEDE INTERMINIE A

OTRO

JUPONYAHOS ONE EL DISPOSITIVO # 13 SE CE ASIGNO PRIORIDAD DEL GRUPO S. LUBNOO ESTE DISPOSITIVO HAGA UNA INTERRUPCION, LO PRINCIO DUE HACE GA COMPUTADORA, AL INICIAR INSULAR LA SUBRUTINA DE SELVICIO ES LEGR LA MASCARA DE PRIORIDANE, DE ESTE PRISTOSTIVO LA CUMU SE ENCUENTRA EN MEMORIA Y CA ZOLOCA EÙ UN ACUMULADOR, ESTA MASCARA PUEDE TENER APAGADOS LOS DISPOSITIVOS EN LOS GRUPOS IL, CO, S, Y', LOS OTROS DISPOSITIVOS SE QUEDAN A CHIVOS' Y PUEDEN INTERRUMPIR AL # 13

						6								
0	٥	0	o	.1	0	٥	٥	0	_	0	0	0	1	0

Fig. 6-38 Priority musk.




Fig. 6-39 Setting priorities with a mack.

E/S

UNADE LAS FUNCIONES MAS IMAZIANTES DE LOS SISTEMAS DIGITALES, ES LLEUAL ACABO UNA ACCION DE CONTROL.

UN ACTUADOR MUY SIMPLE EN LOS DISPOSITIVOS ON-OF ES
TRANSISTOR (COMO SWITCH)

STEPING HUID.Z.




Fig. 7-6 Switching sequence for stepping.

In general, the technology available makes 8- to 12-bit D/A converters (either binary or two to three digits of BCD) commonplace. Lower resolution does not save a manufacturer appreciable cost, while higher resolution presses a manufacturer toward significantly costlier circuits. The circuit of a D/A converter is combinational. Furthermore, the settling time of the output in response to a change on the input is fast. For example, the time for the

Significantly, the torque transmitted by a hysteresis clutch is virtually independent of the speed of either the load or the ac motor.

To drive such devices, we can use a low cost digital-to-analog (D/A) converter to provide a voltage or current proportional to a digital input. With the advent of high-performance integrated-circuit components, these D/A converters are being built by many manufacturers with ever-improving performance specifications and dropping costs. An example of a low-cost 12-bit D/A converter is shown in Fig. 7-9. It converts a 12-bit sign plus two's complement input (from DTL or TTL logic) into a bipolar output voltage proportional to the input and between ± 10 V.




Fig. 7-5 Drive circuitty for a stepping motor.

281




Fig. 7-1 Transistor switches. (a) Basic transistor switch; (b) light driver; (c) inductive load driver; (d) inductive load drivers having faster turn-off; (e) inductive load driver having faster turn-on and turn-off; (f) cascaded transistor switches.

gently instead of abruptly when the transistor is turned off. These modifications are made to protect the transistor from excessive power dissipation during switching and from voltage breakdown during turn-off due to an inductive voltage surge.

Although the circuit of Fig. 7-Ic will drive any inductive device, often the performance of the device can be significantly improved if the current can be turned on and off faster. Thus a stepping motor can be made to step faster and a printer can be made to print at a higher rate.

One of the modifications shown in Fig. 7-1d is often used to speed up num-off of the current in the inductive coil. Turn-off is accelerated by dissipating energy in either R_4 or the Zener diede. The Zener permits the breakdown voltage of the transistor to be approached more closely than R_4 does. Also, it kins the current at a constant (maximum) rate. In contrast, the current in the R_4 circuit peaks close to the same maximum rate, and then its rate decays exponentially.

The circuit of Fig. 7-1e adds a resistor R_0 to speed up turn-on of the current. To do this V_{00} must be increased so that in the steady state the inductive load sees its rated voltage. Increasing V_{00} and R_0 together in this way, in effect, increases the muste resistance seen in the latter $V_{00} = 1 - 1 + 1 = 1$

infinite source resistance (i.e., if the load were supplied from a switched current source) the current buildup would be instantaneous. The trade-off involved in increasing R_5 is the power dissipated in R_5 and the increased power required of the V_{ee} power supply.

In many cases, the device current is sufficiently large so that V_1 cannot be driven directly from a gate output. Figure 7-1f shows a transistor switch driven by an inverter whose sole function is to provide current gain, permitting a lower value of R_1 than a gate output can drive.

Sometimes when finer control is required than can be achieved with normal on-off operation, this finer control can be obtained while still retaining the simplicity and power efficiency of a transistor switch. By using fast, time-averaged switching, we can obtain proportional temperature control of a gyro in an inertial guidance system, as shown in Fig. 7-2. The duty cycle T_1/T_2 can be controlled digitally with a counter to provide heat input to the gyro directly proportional to the error between the desired and actual temperatures. Furthermore, the thermal response of the heater winding will smooth the input to its average value of

$$\frac{T_1}{T_2}$$
 V_{cc}

Direct digital control of shaft position can be efficiently achieved with a stepping motor, such as that shown in Fig. 7-3. With the many manufacturers who provide them, stepping motors are available having a broad range of torque ratings, without gearing, from a fraction of an ounce-inch for small instrumentation stepping motors up to hundreds of pound-inches for large units. They are







Fig. 7-2 Time-events of a ching for fire control of a variable.




ORGANIZACION DE UNA COMPUTADORA.



TAMBILL ULANADO ULA PROCES A PORTUR



PERMOS BOND ES UNA POP (+0-)
PERM BOTPAR EN BETAUE MAS AGELAUTE CON
CL CONJUNIO DE INSTRUCCIONES DE LA MANNINA.



LINEA (10/1018 — controla la actividad de la Hemoeia Puede estar en el estard qui en el estard qui en el estard qui en el estard ple a qui, la hemoeia inicia un ciclo de oferación. Una vez commetaro usa ciclo la linea regesa al edo. Idre, esperando nuevamente ser unharo.

NOTESE QUE DIVIDITION LAS PALASSAS (NO BYTES 2 BYTES = 1 PALASSAS (HP) (PD.P.), (NOVA), ETC.

MEN COMME INFORMATION HIS HENDERS, IN MITECTION DE LA INFORMATION A MINESONESSE DE COUNCA LU EL MAR Y METORINICO EU CO PLOS

EL COMMUND <u>ESCRIB</u>E (<u>WZI</u>Z) CANN EL BORBADO OF LA PALMBRA DIRECCIONMON POR EL <u>HAL</u> (LA FORMA DE ESCRIBIR AU BYZE ES BITALMONTE XENEGIONIZ)

PARA GORDIER UNA PALADZA DE LA HUMBLIA, LE COUCLA LA DILECCION (MI ÉL MAR LE ACTIVA EC COMPINSO LUDRO DE OYTE /WORD, Y LA LINEA ZEMO /WEITE- FU ZEMO CUANDO LA JENAL 40 EL RAZ ES COPITOR (MI EL MAR ES MODITOR (MI EL MODITOR)


5170 CO:

CHART MARTI MARTI MARY

VEANOS AHORA UNA MADUINA PEAL : LA FAMILIA POP 11/XX

CARACTERISTICAS GENERALES

- × PALABRA DE 16 BITS
- * DIRECCIONA MICUTO DIRECCIONE 32 K PALABRAS
- A PROCESAMIGNED ON BITS & PALABRAS.
- x dreación asincrona
- HODULAR
- STACK PROCESING Facilità la munipolacion de carenciorens de partos
- x 8 (16) BEHISTEDS DEOSO GENERAL.
- x asig, be pridrimage
- * usedr de interrupciones
- * OMBACIONES DE OPERANDO EMPLE Y DOBLE.



SU ARQUITECTURA.

- X IA POP UTILIZA ARITHETICA COMPREMINIO DE 2
- * DIRECTIONA DIRECTAMENTE BEK PALABEAS.
- * PULPE HACER ARIT. OU PUNTO FLOTANTE (&P)

UNI BUS

EL UNIBUS CONECTA EL CPU, CON LA MEMORIA, Y

- == Directiones DATOS, y LOGITA DE CONTROL son HANDADOS en 560 LINEAS.
- CADA ASPOSITIVO EN EL UNIBUS TIEVE ASIGNADA UNA OIRECTON
- casi 100AS : AS liveas ever uniters, son Bidibercionalis de como de co

EL. C.PU.

EN EL CPU JE VENUM acaba todus los aparaciones aritmoticas logicas, también actua omo Azistro para le uso act unibus, segun un patroni de prioripades. COOCHS US ATREAST JOH AT

JOSTHOD OTWOZER ENDIT RIVER, JOSEPH DE VANDOURS : AUTOLOGE ASSOUTO CONTROL

USUARIO, - EL PROCESADOR ES INHIBIDO DE LA EXECUE DE CIERTAS INSTRUCCION (PROTECCION EN TESTE HOLTI PROC.)

EL CPU TIENE B REG. GENERAUS

RD
<u> </u>
58
RS
RA
1.6 R.6
KERNEL P. T (PC) LLOW HAIL HANGE)
WERNEL PRI (PG) CLON HAIL HANGE)
binoica la ultima anhaba and Emer Apropiaco.

PALABRA 'ESTADO DEL PROCESADOR'

moro statos beocessos

El PROCESSOE STATUS WORD (PS) ESTA LOCALIZA do EN - codigo; condicionales messador sobre el estado presento de operación presente y pasado.

En la localidad >>>>>> y por xxx esta (ntermoción sobre el modos de operación presente y pasado.

En la localidad >>>>>> de la portionales describiendo el modos de operación presente y pasado. regultado de la utilima instrucc.

15 14	13 12 M	Pη	5 4	3 2) Ó
PZESOITE	HODO MA	PRIOR	I diam	N 2 :	16
		· · · · · · · · · · · · · · · · · · ·	. (1		AA 11 0 (c.)

CODIGOS CONDICIONALES

2.1 EL BESULTAGO PUE O FUB (-)

UT I I AM OMBACION BENULTO as en outerace mainuals

ORGANIZACION OF LA HEMOZIA 000000 000001 Direcciones ociating 0/7777

ACOCIO DIRECTO DE MEMORIA. (D.M.A.)

AN PAHILIA P.D.P. PUROE TORMS PROVE INFORMATION FROTES
IN HEHORIA Y WARDING DISPOSITION, DISECTAMENTE, ELID
ES SIN OUT LA INFORMACION PROE POR ECPU. ESTE
HODO DE OPERACION REDNIFER UN CAMAL WALLAGO DMA
LAMAL DE ACCESO DIRECTO A MUNICIA!. WANDO EXISTE
ALGUN CONFLICTO POR EL ULO DEL CAMAL DMA, EL
CPU RESUGLUE EL PRODUMA. DERIPO A OUT LAS
DOCILITUDOS DE I/O DE (A) MENORIA SIN XPANDICUTES
DEL TIEMPO, OURREND PRECUENTEMENTE Y DURAN POCO
HA SOCICITUO DE E/S (IP) TIENT PRODUNAD MORE
EL CPU. EUR TRAD PREFERENTE SE LLAMA ROBO
DE CICCO, ES RECIZ AL I/O SE LE DAN CICCOS,
A COSSO DEL CPU.

PROCE DIMICATO DE INTERRUPCIONES FULA POP ES AUTOMATICO, LA DREACION DE INTERRUPCIONES FULA POP ES AUTOMATICO, LA DREACION DE INTERRUPCION ES COMO SIGNÉ!

1. THE PROCESAGOR TOWA CONTROL DEL BUS (PERMITIMOD PAISCIONRES)

- 2.- WANOU UN AND TOMA WITRON Mandy ad

 PROCESABOR UN COMANDO DE INTERCUSCION Y UNA

 DIRECCION OF HEMORIA UNITA DE CUAL CONTIGUE

 DO DIRECCION DELA SUBBOUTIND OF SERVICIO DEL

 DISPOSITION EN ETT ESPACIO RIRTURI EN KERNEL

 Mamando la Direccion del vector de Interrupcia.

 EL PC = PC+ 2
 - BCGISTEDS TRYPOBALCI ON OF CPU I
 - 4. LOS DUEVOS PS y PC son tomados de uma preción especifica de ps y PB vieros son lo metipos en el stack. Tal y como lo indican cos bits 144 10 por nuevo PS y el moso po operación previo es unasoaso po insiste la como por previo es unasoaso en la colos es en con ps. LA como por previo ps. LA como ps. LA como
 - 5- IA SE ENTINA DE SERVICIO PUEDE CAUCAR

 ONE EL PROCESADOR INTERRUMPA LA ENTINA

 DE SERVICIO AL EJENTAR UN RETURN FLOM

 INTERNA CIENTADA UN RETURNA CUON LO

 SOUS OF USA DE CONSON

 OF NASTEI OILIBA, Y USADAS FAIR CAIGAM

 PCY PS.

INSTRUCCIONES DEL PROCESADOR. (CONSUNTO DE INSTRUCCIONES).

DAPO QUÉ ÉL VEZ UN CONJUNTO DE INSTRUCCIONES,
RESULTA ABUZZIOD (RED NECESARIO) NAMOS A VEL
ESTAS CON EJEMPLOS INTERCALAROS. COMO ENESTEESTAS CON EJEMPLOS INTERCALAROS. COMO ENESTETEMA NO SE REMIEN LAMBIOS, LAS NOTAS FIXEON TOMBOAS
DIRECTAMENTE DEL MANUAL DEL PROCESAROOL (PROCESSOR
HANDADOK) POP 11/ps - 45

MNEMONIC: This is indicated at the top corner of each page. When the word instruction has a byte equivalent, the byte mnemonic is also shown.

INSTRUCTION FORMAT: A diagram accompanying each Instruction shows the octal op code, the binary op code, and bit assignments. (Note that in byte instructions the most significant bit (bit 15) is always a 1.)

SYMBOLS:

- → () = contents of
- 🖰 SS or arc 😑 source address
- DD or dst = destination address
- loc ≃ location
 - ← = becomes -
 - † ~ "is popped from stack"
 - ↓ = "Is pushed onto stack"
 - A == boolean AND
 - v = boolean OR ·
 - ₩ == exclusive OR ~
 - ~ = boolean not .
- ** Reg or R = register
- · · · B = Byte
 - = | 0 for word | 1 for byte



INTRODUCCION A LAS MINICOMPUTADORAS (PDP -11)

CONJUNTO DE INSTRUCCION CON EJEMPLOS

M. EN C. MARCIAL PORTILLA R.

JULIO,1979.


Palació de Minería — Calle de Tacuba 5, primer piso, Méxic

		•
		•

LA MEJOZ FORMA EN LA DUE SC APRENDE A PROGRAMAR
ES PROGRAHANDO, MOZ LO BLUE, ANTES DE LER EL CONJUNTO
GLOBAL DE INSTRUCCIONES, NEAMOS ALGUNAS DE LAS
MAS IMPOZTATUTES.

optración penovico		significado	
ADD	ADD DO 100	· (206) - (206) + (100)	
MOUG	MOV 300, 200	(200) - (308)	
JUMP	THP 108	PC (400)	

UEAHOU COMO MACEL UN PROGRAMA AND CALCULT
D > A 1674



		COMENTALION
0	HOV 4,7	HEJE ALD
1	A00 5.7	AOD 8 70 D
Ş	A00 1.7	APS CTIP
3	JHP 0	משאלושה אינט
4	LAIDE DE A	COM / NOTE:
1	of 8	•
4	1444 PEC	
7	RESULTATOO	

VEAMOS EL MISHO PROGRAMO RERO JÍLICANDO LOCACIONDES LOGICAS (QUE ES COMO ST MICE).

-


100 P:	HOVE A. P
	A00 B.C
	A00 CO
~ ∂:	(unce or m)
કદ	function ocal
c.	(NAIDE or)
0:	(0)

AL CODUNTO BASICO MOU, ADD, JMP, LE ADICIONAMENOS ACGUNAS DE PACIONES BASICAS.

, Zpřízik ,	,	ዛ ዕ ኒዊ	HOV A, B	(₽) < (A)
,,	•	a04	APO A,B	(B)=(A)+(B)
		SUBTRACT	8,A 802	1B) - (A) - (B)
		CHARE	CHIF A,B	8 - A
	•	ANM b	106 Y) ; ~ (*)
		BRANCH GLUAL ECO	BEG X	(=0)
		BEAUCH NOT FRUAL EFFO	₽₩€	si bu altime \$ = 0 PC - X
		BRANCH IF PLUS.	P3 66	operación 26
		Beauch if Minus	BHI	(E 0)
		Lynus Honasa	RD/K	PC 1A)
		HALT.	TARK	la maquina se pala

LOU 20 VISTO MASTA AMBRA MAGAMOS ÉS SIGUIDATE PERSONA:

IGHE COS DUMESOS ENTÉROS DES 1 4 N , Nº PERO CA SUMA SERA LERO , CE MAGRAMA DE PEROSO DEL PROSONA SERA:



; PRIGRAMA PARA COMPORTE LA JAMA DE LOS PARAMOS NO PURAMOS NO

```
N.
            1.5
                              VAUL PE IN FRACTAL
  SUH !
             0
                               ALLMAN PARA LA SUMMY
  M(dip :
             HOV
                    CEEC, JUM
                              , injeración ca suma
            CHP
                    (644, N
                              , Na 63
            B5 &
                    1DP
                                 si si, sme
            HIVE
                    Ded Det
                                INCA TOWA.
1000
           ADD
                    MAN SOM
          CHP
                    N, WM
                                   Sceniusmos ?
          464
                    STOP
          400
                                : INCREMENTAL VAL
                    UNO, NIPS
          88
                                  CONTINUAL
                    LOOP
 STOP:
           MALT
            ٥
  C+ 40:
  UNO :
  week :
                                  TIN OR PASS IN THIS MAINTE
                    SYMET
```

MOTEST AND SE INTROVUSERON LAS INST. END START. (A LAS CUALES INDICAN CZ. FIN DEL PROGRAMA Y PROUEDU UNA LOCALIONO DE INSTRUCCION DE INCIO PARA SU EXECUCION DESPUES DEL END SE INDICA QUE YA NO HAY NADA-QUE CUSAMBLAR.

COHEMINA EIUS


TEAMOS (GMO TEABATAR COD ARCENTOS.

ON PROMENTA IN FORTRAM OUE SUMA UD EXCUEMOS

ENUIS ASTERO (MENO KICHA:

10 1704 = 1704 + K(1) 00 10 1=1 20 1804 = 0

name (18(1) ESTARAN GUARDADON EN LOC. SUCCEDIAS DE MINUSCIA 9 50 DIAGRAMA DE FENDO ECRA



START: MOU CEED, ISUM , inicio soma PUSCLOOP: ADD K, ISUM J JUHA UN ELFUTO AL ARREGGO K LOOP, LIMIT CMP TERMINE? 88 Q -, 4072 si CONST, CLOOP ADD ; hopifica dieeccions ; loof C 1000 BR HALT 🤏 STOP: TERMINA AOUI LELO: 0 cit ctau SUM : 0 A MUL 30 STUMIOUSS (MUA CONTINUE). 50 CONST , NAME BEAND CLE ONG ; SEER S UMANO ME LA INSTERICE FIN ADD KHY., ISUM LimiT ; tono luice ca instanccion en clop PESTOG OF IMPACE SUMAPO ") BULDAD ELLAHIB BOL , ALLEGLO

NOTESE AND LOOP ES MONTICADO SUMANDO UNA CITAL PRIMER OMERANDO DE ESTA INSTRUCCIÓN, GENERA UN PIENCIÓN NUEVA JUNCIAL, PARA DUE LA PROXIMA VEL DUE SEO EJECUTADA EL SIGUIRNIE ECEMENTO DEL MERCY LO L ES SUMANO A JUNGA.

LIMIT CONTIMUE (ETIQUETA)

OR UALDE

ONE DE PRESENTA UNA INSTRUCCION, QUE LE PALECEEN À LOOP

WANDO HA SIDO MODIFICADA A SUMPLE DE UCTIMO BEMENTO

ENTE ALLEGIO K.

MA MODITICACION DE LA DIRECCION Y LA INSTRUCCION :

VERNOS COMO CARLE LA VUERTA AL PROBLEMA ANTECIDE. REGISTROS GENERALES.

INS REGISERS GENERALES LE RYUDIO IL PROGRAMMON MANOS TICUTO QUE TRATALICON MIECCIONAMICATO CE DELLANDOS. OR CICHPIO ANTRIOL NU DE SUMA L. TO TO TO AN ARESTO K ES UN CASO ENTEL MAL SE REGISTROS GENERALES PROGRAMMOS. LOS REGISTROS PERSONAL DE DIECCIONES DE DIECCIONES DE DIECCIONES DE DIECCIONES DE DIECCIONES DE DIECCIONES DE DIECCIONES.

CUMUDO LOS ZEG. GENERALES SE UTILIZAN AN EL MOPO

RE INDICE, LA DIRECCION TINAL O IXRECCIÓN EFECTIVA (EM)

RE LOS OPERANDOS TUENTE Y PESTINO ES CALCUCADA COMO

EL VALOR DEL OPERANDO O PALABLA INDICE (X) MAS

EL CONTRUIDO DE UN REGISTRO DE INDICE (R) ESPECÍTICO.

X + (2) = EA

SE ALUERANU PEL PROGRAMA RELASUMA DEATREC D'EN HAGAROSAD ANOLA JENERAND LOS LEGILIROS GRACES,

START: MOV A,RO; OLOCA A EN RO

ADD B,RO; SUMA B (ATB

ADD C,RO; SUMA C

MOU RO, SOL; RESMOSTA EN SOL

HALT

IFAHOS AGOLA	a progra	MA 081 16<102	SUF SUMA SO HIS.
100 P :	HOY MOV MOD CMP BPL MDD BP	CERO, 20 LERO, 21 K(RI), 20 21, D49 STOP UNO, RI LOOP	PEGISTRO DE CUENTA JUHA BIENNOD DE ABREGOK. TERMINE: - 21- DIF. JI NO CONTINUA GENERA EL 1/4. INDICO CONTINUA EL LUOP.
6,92. 570 p: (C-to: 000:	FIACT O	ąpur	TOTHINA NOW!
D49:	49.		ofe moisen.

HOOD DIRECTO

N ,200 PHD 2

005: 2

PODENOS CAMBIAR OL MODO OF PIRECCIAN
POR DIRECCIONAMIMIO DIRECTO, ESTO CHAMAD #



DADA EN FREWENCIA LON DUE DWEREN HOS INDICES US COMPUNDORAL TIENEN HALDWARE' PARA HANETAL LOS INDICES, AUTOMATICAMENTE YA SEA INCREMENTANDO O DECREMENTANDO EL INDICES.

PARA INCREMENTARE (R) + ENESTE CASO EX CONTENIDO del EM.
ES INCREMENTADO <u>DESPUES</u> DE SER USADO COMO LA DIRECCION
DEL DRECANDO

PARA RECREMENTAL: - (R) EN ESTE LASO EL CONTENTAD DEL REGISTRO ES DECREMENTADO ANTES DE XE USADO COMO LA DIRECCION DEL OPERDUDO.

WEARDS WILL NEE MUESTED PROBLEMA

#B, 20 · INICIA SUMA MOV DILECCION DEL ALLEGIO WE MOU 井K , 21 שהאשה שושונים בישאנול ל (B1)+, RX ADD MO P: · Wa AMERIUK. itenine? # K+49. , 21 emp 100 P BPL

HIRECCIONAMIGNIO INDILECTO. - ES UNA FUEMA ALTERNATIVA

DE DIRECCIONAMIGNIO, CON ESTA FUEMA DE DIRECCIONAMIGNITO

SE PUBDON PASAR PARAMETROS A SUBPUTINAS, RALA
UTILIZAR ESTRUCTURAS DE DATOS ETC.

SU FORMA SINTACTICA ES: @ [0 "()"]

HOU 400 (OLLES STANTS STANTS OF A PIECCIAL CONTENTS OF A PIECCIAL CO

Reut! 77

; LOCALIONO A SEE LILIPINOA

ANDLE SI BLE REMOS LIMPIAL SDOO UN RECEILLO AS LOCALI DA DES AS HOUSEIR SE HACE LO 114.



START! HOU HISO RO JUNGTE AND

HOU WA, 2} ; DIR. BASE ; ACL ARECTED


LOOP: HES ALOUGH ; ZINTA & ACTORDIS.

Sub wilso promound would

; \$0.20 , # 100 P

A: (Allenio de do Estabulos)

" END START ; find a con-



EL PROL. STATUS VIVE EN LA PENULTIMA LOC. Nº CA MEM.


RECORDENSOS DUE EL P.S -- CONTIGUE CONGROS CONOI
CIONACES (C.C.) LOS CUALB CONTIGUEN INFO. OF LA VUTIMA

OR ARITHETICA.


UN 30 ES MOIDRASAD DO CTUNITUDO 13 KOMASU
SOLO OPERADO

opelbeiow	FORMA SIMBOLICA	SIGNIFICATO
Lineia	CLE RO	(RO) - 0
COMPLEKTNIA	COH VALOR	(VALUE) - TUALUE)
LNC2ELLWIA	INC VAUR	(value) + (value) +1
AECREMOUTA	PEC X(RE)	((R2)+x) 4-((R2)+x)-1
Niegn	NEY RO	(e0) (20)
PAUESA (PEST)	TST -(RI)	((R1)-2)-0
Beinca	JMP AGUI	PC - AOUI'
AMBIA BYIZS (SWAD)	SWAP AB	(AS),5-8 - (AB),-0
		(AB) -(AB)

RECORMOS TAMBICO EL FORMATO DEUNSOLO OPERANDO



ASI POR EJEMPIO 31 ODERMOS INCREMENTAR EN UNO EC



GENTERIES

CLR (B) CIMPIA DESTINO

COM (B) COMMENTANA

INC (B) INCREMENTA

DEC (B) DECREMENTA

NEG (B) NIEGA

TST 765T

COZRE CIHIT) POTAR (COPATE)

ASR (B) BOTACION NUTHETICA ALA OFEELIM

ASL (B)

ROTACION DELECUM

120.

101.

101.

SWAB

SWAP BYTES.

presicien Hucille.

ANC (8) SUMAY PRARZED RESTARY

UEAHOS OUBY INZIGACION Scitt DESCRIP INC (23)+ USE OF CONTRUING DE EST 001122 COMO DIRECCION POR OPERANDO increment to opening sececcionado poe uno RT FIE /UCLBU (NU TZ mustes be esp. ut diffection registed RESPIES DE ESTER 65C. 25 1030000 OBSECT 005223 25 030 05 E 200 Do 20000 123456 3 50 000 128455 INC -(23) 65263 23 017776 23 617774 0 05243 (000 |005243 1774 1000 001 000 000 H C 11LC 200 (84) LA DILECCION DE DECAMOD 00 256 4 16 DETERMINA AL SUMBE EGO 000 200 AL CONITHING THE RA. LA LOC. Experiences incrementation 10 24 100326 4 24 \ 00/000 001000 10 20 06 566 16 27 000 EOO 10 2 3 1000 200 1000 : 4 2 4 10 £ 6 100 1200

823456

1 t00

1200 1123 455

INC GRF

005215

OF LA LOCALIBAD MASCIFICAN

AND GERACIO ROBEC.

14415120

CIP. P. Diego.

REGISTRO

1700 000 100

25par >00

,200 000/0/

25 00/200

UEAHOS LOND WAL INDICE OF MIRE DIFFEZIOD.

INC @ 1000 (22)

005278

EL CONTENIDO DE BE Y 1000

SE DE SUMMENU, MARA TENTE

LA DIECCION DE LA DIROCCAT

CE OPERNO DE DA SE

INCREMENTA NU UNO.


1100 001050

1000

100 0000 AS 000 100

GOURD OF HUTE. OF ORGANDO DOBLE.





EN RESUMEN DICHAS INSTRUCT SON. (1019) TO

GENTRALES

HOU (B) WHITE FUEITE A DESTING
CHP (D) CHEREROR W - S
SOMAL W CON S
SOMAL W CON S
SUSTAIL

1041115

Bit (B)

Bit (C)

Bit (C)

Bit (C)

AURITH DIT

INICIA SIT

KOR

0年十

BRIDCA LORANCH)

BZINCO INCONDICIONAL

8M1 60

6 N G

32

82 si ≠ 0 82 si =0

BEO 82 31 20 BPL 82 31 20 BRAUCH IF = 0 > 0

, Whi

```
beima i so
  BMi
  80 C
                    Ji OVERFOW CLR
  B V S
                    v 04 2 418T
  BCL
                   U CARRY CLR
                              55-
  & cs
 84 E
                    11 ≥0
 BLF
                       ණ ව
 841
                         > 0
 BLE
                        BRANCH IF HIGHER
6#1
B 405
                      " LOWER OR SAME
                        HIGHER -
A HIS
                         roube.
840
 JUHP
       $ 50B.
 JMP
              BEINCA
 Ise
               L a SUBRUTINA.
              REGRESA A-SUB.
 RSF
TPAP ! INZEUPT
                CHULARDE READ
 سو برسرس
                 TEMP
  TRAP
  BPF
                  BEAKDINT TUND.
  RN
                  REGRESO OF INTREMP.
```

MALI

VEAHOS UN PAR DE GIEMPIOS O COMO QUEDAN LOS ÆGISTEDS UTILIZANDO MASTROCCIONES DE OPERANDO DOBCE.

INSTE. OU SIMBOLICO DESCRIPCION OCIA L ADD 30(22),(21) 066211 CONTENTION 000030 0E 22 JE SUM AN PIRON TOUGE EA DIRECTION DEL OPERANDO FUEXITO A constrino AEL CUAL TOR TOHABOL ATTE AL OPERAUOD. DIRECCIONAR Nº 21 ANTES DIEC DE ESPACIO etuisieu perpues pilec. Craineo ESP. 0000 25 21 00 1000 10000086 22 00/100 1100 10 18 2064474 EL UAIDE 062700 400 #10, RO EN LA 24 PALHURA DELA. 000010 1 15 SULAN AC INSTRUCCION CONTENIAC 05 20 10 20 062700 20 0000 10 10 2 6 000010 10 22 000010 co 26

PECENHALISM DE POSICION IN REPENDIQUE. PIC - POSITION IN DEPENDANT

HUCHES PROGRAMM ION HORRIDS PART DESPAD LOC ESPECIFICAS

EN HOUSER, ESIDS PROGRAMAS DE LLAMAN AF POSICION

REPRUPITUTE, I'M CHOREGO RESULTA DESENBLE TRUCE PROGRAMAS

LOS WALES PUEDEN SEE UTILIEROUS DE MARGENES

USUARIOS EM DIFERENTES MARWINAS.

- MOROS OF POSICION INPERMOISUR.

EXISTEN TREE MOROS OF POSICION IN REPRESONIATE:

L.- BRANCHES .- AND MINIOS SOM CONDICIONALES SE INCONDICIONAL I SON REPOSICION INOCOMOIGNES, DADO WE LA DIRECCION REL BRINCO SE-COMPUM CONEL P.C.

2. R. EFERNICIAS A MEHORIA LECATIVAS. _ DE LA FORMA

CLE X MOU X,Y BE X

ENSMERA ONCE PUNTO OF METION OF P.C.

3.- DPERDUROS INMEROIATOS. DE LA FORMA.

SUB #2, AQUI

HUDOS ABSOLUTOS. - STEMPLE OUT WHA LOCALIDAD DE HOLLOWIT O UN REGISTRO ES USARO COLO APUNTADOR A ACQUA DATO, CA 26FERENCIA ES ALSOMOT.

@# X, AWi HOV

CONSCAY COOR COS

- (2) - (2)

LOCADIDAD X ES UN MENNOUR LA PALABRA INHCOIAIN IS UN ARCHTMONL

@ (e) + y @ - (e) X(R) 2 × 6 • 7

& 26415120 HUN APUNTABOR EC REGISTED APONTA AUN APONTAPOR CA BASEX, MODIFICADA POL (2) ES LA DILECTIO

@x(R)

LA GASE HUDIFICADA POR(R) CO UN APUNTAPIR.

BUT NOS FALTA UCR.

· UNOS ETEMPIOS

X: 20

. HANEJO DE SUBBUTINAS STALL
CODIGO LEENTRONIZZEURSION

HANEJO DE ELS.

· LAB Y EJKYPWS.

VEAMOS LUS ETEMPLUS.

STACK - BREUE INTRODUCCION AL STACK.

DE LA FORMA LIFO



THER EL STACK (Y BENING WE LAULTIMA)

CACAIWOU

LEVAR CONTRICIONO DE LAS LES DE

MUNULIA EN EL STACK (PARA METER O

SACAR), ESTO SE HACE CON UN

STACK POINTER" PROMOTIONATIONAME

CONTIGUE LA DIRECCION ON MEMORIA PAR

ULTIMO ELEMENTO EN EL STACK. EL

MEGISTAD (2G) SE UTICISA COMO

SP -STACK POINTER

PALABRA EN EL STACK. (PALABRA).

#07066
007670
01072
ELELLENTO 4
001076
007100

HELA METER UN ÉTEMBITO AN STACK (PUSH)
SE HACE DE LA SIGNIMITE FORMET. (UIANON AUTO
MECREMENTO).

HOU FUENTE, -(SP); MUEVE BYTE TURNITE AL STACK.

INLA SACAL UNA EHIMID DEL STACK SE DELEGHINA SP, y SE LLAMA POP.

> HOU B (SP)+, DEST ; HUBUE INTHUSED DESTINA ; DEL STAK MOUB (SP)+, DEST.

SUM GROUP

There are four programs in this series. They offer solutions (each using a different addressing mode) to the same problem:

Tables A, B, and C each contain five one word entries. Add corresponding entries from A and B and store the result in the corresponding entry of C. Do this without modifying tables A and B, i.e., A(I) + B(I) = C(I). Note: The programs do not load tables A or B.

: PROGRAM SUM1

; THIS VERSION USES AUTOINCREMENT ADDRESSING

A=1999 B=2999 C=3999

START: MOV (A, R) ; SET UP STARTING ADDRESSES

MOV #B,R1 ;OF TABLES

MOV MC.R2

MORE: MOV (R#)+, (R2) ; GET ENTRY FROM TABLE A

ADD (R1)+, (R2)+ ; ADD ENTRY FROM B, STORE IN C

CMP R2, #C+12

BEQ DONE ;FINISHED?
BR MORE ;NO, GO BACK
HALT ;YES, STOP

.END START

DONE:

: PROGRAM SUM2

: MARIATION ON AUTOINCREMENT ADDRESSING

A=1000 a=2000 C=3600

START: MOV #-5,R3 ; SET UP COUNTER

MOV ∉A,RØ ; SET UP STARTING ADDRESSES

MOV #B,R1 ; OF TABLES

MOV #C.R2

MORE: MOV (RØ),(R2) ; GET ENTRY FROM TABLE A

ADD (R1),(R2) ; ADD ENTRY FROM B, STORE IN C

INC R3

BEO DONE ; FINISHED?

TST (RØ)+ : NO-- INCREMENT REGISTERS

TST (R1)+ TST (R2)+

BR MORE ; GO BACK HALT ; YES, STOP

.END START

: PROGRAM SUM3

DONE:

; THIS VERSION IMPLEMENTS INDEXED ADDRESSING

A= 1888 £=1312 C=293Ø

CLR RB START: ; SET UP RØ

MOV A(RØ),C(RØ) ; GET ENTRY FROM TABLE A ADD 9(RØ),C(RØ) ; ADD ENTRY FROM TABLE B MORE:

CMP RJ.#8-A-2 ; FOR THIS FURMULA TO WORK, TABLE B

; MUST IMMEDIATELY FOLLOW TABLE A

BEQ DONE ; FINISHED?

TST (RØ)+ ; NO, INCREMENT RD BY 2

BR MORE ; THEN GO BACK TO MORE NOT START

DONE: HALT

, END START

; PRUCRAM SUM4 ; This version uses relative mode, incrementing the ;OFFSET TO ACCESS THE TABLES OF DATA

START: MDV 4-5,R1
AA: MOV A,C
BB: ADD B,C
INC R1
BEQ DONE
ADD 47 AA+2

ADD #2,AA+2 ADD #2,AA+4 ADD #2,BB+2 ADD #2,BB+4

BR AA DONE: HALT

.END START

;SET UP COUNTER


GET ENTRY FROM TABLE A ADD ENTRY FROM TABLE B

;FINISHED?

;NO, ADD 2 TO THE OFFSETS TO ;ACCESS NEXT ENTRIES IN TABLES

; A, B, AND C

; GO BACK



OPERATION

TEST THE COMDITION CODE BIT(S)

IF CONDITION(S) MET, BRANCH TO EFFECTIVE ADDRESS DEFINED BY OFFSET IF CONDITION(S) NOT NET, EXECUTE NEXT SEQUENTIAL INSTRUCTION

CFFSET

SIGNED (TWO'S CONFIEMENT) DISPLACEMENT WITHIN P BITS SPECIFYING THE NOMBER OF WORDS FROM THE UPDATED PO TO THE EFFECTIVE ADDRESS

CALCULATION

THE PC IS EXPRESSING A BYTE ADDRESS, BUT THE OFFSET IS EXPRESSED IN WORDS THEREFORE, SEFORE BEING ADDED TO THE PC TO DETERMINE THE EFFECTIVE ADDRESS. THE CEFSET MUST ALSO BE EXPRESSED IN BYTES.

THE HARDWARE ACCOMPLISHES THIS BY SHIFTING THE OFFSET ONCE TO THE LEFT (APITIFLY BY 2) AND SIGN EXTENDING (BIT 7 TO BITS 8-15) TO FORM A 16 Bir Number.

RANGE (UCALS)	<u>CFFSET</u> (LCW 8 BITS)	
-200	200	
	:	EFFECTIVE ADDRESS =
-5	373	ECTECTIVE ADDRESS -
-4	374	(CFFSET * 2) + (. + 2)
-3	375	
2	376	
-1	377	P
7	rpg	OFFSET =
+1	991	
+2	ØØ2	EFFECTIVE ADDRESS - (. + 2)
+3	VØ3	2
+4	204	
+5	7/05	NOTE: .+2 IS THE UPDATED PC
+177	3 7 7	A-23

BRANCH EFFADR -> FC

BR EFFADR 999499+xxx TRANSFER CONTROL TO EFFADR UNCONDITIONALLY

CONDITIONAL BRANCHES

BRANCH IF MINUS RMI EFFADR 100400+xx IF N=1. EFFADR -> PC TPANSFER CONTROL TO EFFADR IP N BIT IS SET S BRANCH IF PLUS BPL EFFADR 100000+xxx IF N=3. EFFADR→PC TRANSPER CONTROL TO EPPADE IF N BIT IS CLEAR T ERANCH IF LOUAL ZERO BEQ EFFADR 831489+xxxx м IF 3-1, EFFADR -) PC TRANSFER CONTROL TO EFFADR IF 2 BIT IS SET P BRANCH IF NOT EQUAL MERO BNE PFFADR 981939+xxx IF Z=D, FFFADR→PC TRANSFER CONTROL TO EFFADR IF Z BIT IS CLEAR L BRANCH IF OVERFLOW SET BVS EFFADR 182488+xxx и IF V-1. EFFADR → PC TPANSFER CONTROL TO EPPADR IF V BIT IS SET BVC EFFADR 182889+xxx BRANCH IF OVERFIOW CLEAR IF V-D. EFPADRAGE TRANSFER CONTROL TO EFFADR IF V BIT IS CLEAR BRANCH IF CARRY SET BCS EFFADR 193499+xxx IF C=1, EFFACR → PC TRANSPER CONTROL TO EFFADR IF C BIT IS SET BRANCH IF CARRY CLEAR BCC EPPADR 183889+xxx TRANSPER CONTROL TO EPPADR IP C BIT IS CLEAR IF C=Ø. EFFADR→ PC BLO EFFADR 103409+xxx BRANCH IF LOWER IF C-1, EFFADR-) PC TRANSFER CONTROL TO EFFADR IF C BIT IS SET U N BHIS EFFADR 103080+xxx BRAIACH IF RICHER OR SAME S TRANSFER CONTROL TO EFFADR IF C BIT IS CLEAR IF C-0, EFFADR-) IC Į G BLOS EFFADR 181400+xxxx STAIRCE IF LOWER OR SAME 75 TRANSFER CONTROL TO EFFADR IF THE RESULT OF If Cy2=1, EFFADR → PC E C BIT IORed WITH Z BIT EQUALS ONE \mathbf{D} BRANCH IF HIGHER BHI EPPADR 181885+222 IF C, Z=Ø. EFFADR → PC TRANSFER CONTROL TO EFFADR IF THE RESULT OF C BIT IORed WITH Z BIT EQUALS ZERO BLT EFFADR 982495+xxx SRANCH IF LESS THAN ZERO

IF N_U=1, EFFADR→ PC

BRANCH IF GREATER ON EQUAL ZERO IF N. V.B. EFFADR- PC

BRANCH IP LESS OR EQUAL ZERO IF Z_V (N_LV)-1, EFFADR→PC

BRANCH IF GREATER THAN ZERO IP 2₀ (N₀V)=\$, EFFADR→PC

TRANSFER CONTROL TO EYFADR IF THE RESULT OF N BIT XORED WITH V BIT EQUALS ONE

DGE EFFADR B\$2\$B\$+xxx TRANSFER CONTROL TO EFFADR IF THE RESULT OF N BIT XORed WITH V BIT EQUALS ZERO

BLE EFFADR 993499+xxx TRANSFER CONTROL TO EFFADR IF THE RESULT OF 2 BIT LORED WITH (N XORED WITH V) DOUALS OF

BGT EFFADR 993899+xxx TRANSFER CONTROL TO EFFADR IF THE RESULT OF Z BIT TORED WITH (N NORED WITH V) EQUALS TERD

F.

S

Ī

G

N

D

A~24

LOOPING TECHNIQUES

PROGRAM SEGMENTS BELOW USED TO CLEAR A 50. WORD TABLE

AUTOINCREMENT (POINTER ADDRESS IN CPR)

MOV \$TBL, RØ

LOOP: CLR (R#) +

CMP Rd. #TBL+166.

ENE LOOP

2. AUTODECREMENT (POINTER AND LIMIT VALUES IN GPR)

MOV FTBL, RØ

MOV #TBL+lgf.,Rl

CLR - (R1)LOOP:

> CMP R1, RØ BNE LOOP

3. COUNTER (DECREMENTING A GPR CONTAINING COUNT)

MOV #TBL, RØ

MOV #50.,R1

LOOP: $CLR (R\emptyset) +$

DEC R1

BNE LOOP

INDEX REGISTER MODIFICATION (INDEXED MODE; MODIFYING INDEX VALUE)

CLR RM

LOOP: CLR TBL (RØ)

> ADD #2, RØ CMP RØ, #100.

BME LOOP

FASTER INDEX REGISTER MODIFICATION (STORING VALUES IN GPR)

MOV #2,R1

MOV #100.,R2

CLR RØ

CLR TBL (RØ) LOOP:

ADD R1, RØ

CMP RØ, R2

ENE LOOP

ADDRESS MODIFICATION (INDEXED MODE: MODIFYING BASE ADDRESS)

MOV #TBL, RB

LOOP: CLR Ø(RØ)

ADD #2,L00P+2

CMP LOOP+2, 1188.

THE LOOP A-25

LIGHT GROUP

There are four programs in this series. They each cause different patterns of lights to be moved through the console data lights (not so on the 11/\$5). Each is based upon the fact that R\$ is displayed when a RESET instruction is executed. The number of consecutive RESETs needed for the eye to pick up the pattern depends upon the speed of the machine (2-3) is comfortable for the 11/20).

Program LIGHT1

- This program moves a series of four lights through the data lights from right to left.
- At some points, only three lights will show due to the use of the C bit in the ROL instruction. the use of the MOV SWR, R3 instruction instead of TST SWR.)

; PROGRAM MOVES SET OF 4 LIGHTS THROUGH THE DATA : LIGHTS. MAKES USE OF THE RESET INSTRUCTION WHICH

; CAUSES THE CONTENTS OF RE TO BE DISPLAYED IN THE

; DATA LIGHTS (NOT SO ON THE 11/05).

.--SWR#17757Ø

START: MOV #17,RØ MOVE:

ROL RØ

RESET

RESET

MOV SWR, R3

:INITIALIZE RØ

. : ROTATE VALUE IN RØ

TWO RESETS OK FOR 11/20

; MORE NEEDED FOR 11/40 AND 11/45

:WANT TO CONTINUE?

:CHECK THE SWR

:USE MOV INSTRUCTION BECAUSE ; IT SETS Z BIT WHEREAS TST ;SETS THE Z BIT BUT CLEARS THE C BIT--VALUE IN RU WOULD

:DISAPPEAR

BEO MOVE TJAH

; CONTINUE IF ZERO ; HALT IF NON-ZERO

, END START

Program LIGHT 2

- 1. This program moves one light (starting with bit Ø) from right to left up through bit 15 or to just below a single bit set in the SR and then back again to bit Ø. The procedure continues (one can change the upper limit on movement simply by changing the single console switch set) back and forth until...
- 2. Program halts when a one is placed in the SR.

RØ=%0 R1=%1 PC=%7 SR=17757Ø

.=2000

START: MOV #1,RØ ;START WITH RØ=1

MOV #1,R1 ;WHEN SR=1, HALT

LP1: CMP SR,R1

BEQ FIN RESET RESET RESET RESET

ROL RØ ; ROTATE RØ TO LEFT

CMP RØ,SR ; DOES RØ EQUAL LIMIT SET BY SR

BEQ LP2 ;YES--START RIGHT ROTATES

BR LP1 ; NO--CHECK FOR HALT OR DISPLAY

LP2: ROR RØ ; ROTATE RØ TO RIGHT

RESET : DISPLAY RØ

RESET ; DISPLAY R,

RESET RESET

CMP RØ,Rl ; HAS RØ ROTATED BACK TO = 1? BEQ LP1 ; YES--START MOVEMENT TO LEFT

; AGAIN

BR LP2 ; NO--CONTINUE RIGHT ROTATES

FIN: RALT

.END START

Program LIGHT3

- 1. This program starts with the two middle lights lit (bits 7 and 8) and then moves these lights out in opposite directions to the extreme lights (bits 15 and B) and then back again to the center, so on and so forth until...
- 2. A non-zero value is placed in the console switches.

: PROGRAM MOVES CONSOLE LIGHTS FROM CENTER : OUT TO ENDS, BACK TO CERTER, OUT AGAIN, ETC.

R0=10 R1=%1 R2=12 SWR=177570

. • 2009

START: MOV #200,R1 ; PLACE LIGHTS MOV #400.R2

: IN CENTER

MOVZRØ: MOV RI,RØ

: RO BUILT FROM R1 AND R2

ADD R2,R8

: COULD USE XOR AND MOV INSTEAD

DISPLY: RESET

; DISPLAY

RESET RESET RESET TST 5WR

BEQ LIMIT

; IF NON-ZERO IN SWITCHES, HALT

HALT

LIMIT: IST R2

; MAS R2 BEEN ROTATED ALL THE WAY LEFT?

BMI AGAIN

ROTATE: ROR RI

: NO. ROTATE RI RIGHT AND R2 LEFT

ROL R2

BR MOV2RB

AGA IN: 100V 11, R2 ; SET UP OUTSIDE CONDITIONS

MOV #100000 RT

JMP MOV2R®

: DISPLAY AND ROTATE

.END START

PROGRAMMING EXAMPLES

I. PROGRAM TO COUNT NEGATIVE NUMBERS IN A TABLE ;20. SIGNED WORDS ; beginning AT LOC VALUES COUNT HOW MANY ARE NEGATIVE IN RE

START: ; SET UP STACK MOV (VALUES, RL ; SET UP POINTER

MOV #VALUES+4#., R2 ; SET UP COUNTER

CLR RØ

CHECK: TST (R1)+ ;TEST NUMBER

BPL NEXT ; POSITIVE?

INC RØ :NO, INCREMENT COUNTER

CMP R1,R2 NEXT: ; YES, FINISHED?

BIVE CHECK ;NO, GO BACK HALT; YES. STOP

VALUES: Ø

.END START

IÍ. PROGRAM TO COUNT ABOVE AVERAGE QUIZ SCORES

;LIST OF 16. QUIZ SCORES ; BEGINNING AT LOC SCORES ; KNOWN AVERAGE IN LOC AVRAGE

; COUNT IN RØ SCORES ABOVE AVERAGE

START;

; SET UP STACK MOV #16.,R1 ; SET UP COUNTER MOV ISCORES, R2 ;SET UP POINTER

MOV #AVRAGE,R3

CLR RØ

.END START

2.6

Ĉ

CHECK: CMP (R2)+,(R3)COMPARE SCORE AND AVRAGE

> BLE NO ;LESS THAN OR EQUAL TO AVRAGE?

INC RØ ;NO, COUNT

NO: DEC RI ; YES, DECREMENT COUNTER ;FINISHED? NO, CHECK BNE CHECK

HALT ;YES, STOP

AVRAGE: 65.

SCORES: 25.,7ø.,1øø.,6ø.,65.,8ø.,8ø.,4ø. 55.,75.,1øø.,65.,9ø.,7ø.,65.,7ø.

Summary of Argument Handling

Autoingrement MOV (R5)+,R♥

To access sequential arguments as operands.

JSR R5,SUB

100.

leøs

6448

2. Autoincrement Deferred MOV @(R5)+,R∅

To access sequential arguments as effective addresses.

JSR R5, SUB

FLDl

FLD2

Indexed MOV 4 (R5), Rf

To access arguments randomly as operands.

JSR R5,SUB

løø.

2¢ø.

675.

345.

4. Indexed Deferred MOV @4 (R5),Rf

To access arguments randomly as effective addresses.

JSR RS, SUB

FLDA

FLDB

FLDC

FLDD

```
; IMPUT TEN VALUES, SORT, AND
            : OUTPUT THEM IN SHALLEST TO LARGEST ORDER
            1KS=17756B
            TK8=TKS+2
            TPS=TKB+2
           TPB=TPS+2
            .=3000
           ; INITIALIZE STACK POINTER
JSR PC, CRLF
; GO TO CRLF SUBROUTINE
JSR R5, OUTPUT
; GO TO OUTPUT SUBROUTINE
LINE1
; SA OF LINE 1 BUFFER
INITSP: 1
           SA OF LINE 1 BUFFER

69. ; NUMBER OF OUTPUTS

JSR PC, CRLF ; GO TO CRLF SUBROUTINE

JSR RS, OUTPUT ; GO TO OUTPUT SUBROUTINE

LINE2 ; SA OF LINE 2 BUFFER

26. ; NUMBER OF OUTPUTS

JSR PC, CRLF ; GO TO CRLF SUBROUTINE

JSR PC, INPUT ; GO TO INPUT SUBROUTINE

JSR PC, SORT ; GO TO SORT SUBROUTINE

JSR PC, CRLF ; GO TO CRLF SUBROUTINE

JSR PC, CRLF ; GO TO CRLF SUBROUTINE

JSR PC, CRLF ; GO TO OUTPUT SUBROUTINE

JSR RS, OUTPUT ; GO TO OUTPUT SUBROUTINE

BUFFER ; INPUT BUFFER AREA
                                              ; IMPUT BUFFER AREA
            BUFFER
            lø.
                                              : NUMBER OF OUTPOTS
           JSR PC,CRLF
           HALT
                                               : THE END!!!!
            : SUBROUTINE TO OUTPUT A CR & LF
CRLF:
           TSTB @#TPS
                                              ; TEST TTO READY STATUS
            BPL CRLF
           MOV8 #15 @#TPB
                                              : OUTPUT CARRIAGE RETURN
LNFD:
           TSTB @#TPS
                                              : TEST TTO READY STATUS
            BPL LNFD
           MOVB #12,0#TPB
                                             ; OUTPUT LINE FEED
           RTS PC
                                                : EXIT
            ; SUBROUTINE TO OUTPUT A VARIABLE LENGTH MESSAGE
OUTPUT: MOV (R5)+,RØ ; PICK UP SA OF DATA BLOCK
                                           PICK UP NUMBER OF OUTPUTS
           MOV (R5)+,R1
           MEG RI
           TSTB @#TPS
AGAIN:
                                              ; TEST ITO READY STATUS
            BPL AGAIN
           MOVB (RB)+,0#TPB
                                           ; OUTPUT CHARACTER
                                              ; BUMP COUNTER
            INC RT
            BNE AGAIN
           RTS R5
```

; SUBROUTINE EXAMPLE

: SUBROUTINE TO IMPUT TEN VALUES.

INPUT: MOV #EDFFER.RD ; SET UP SA OF STORAGE BUFFER

MCV #-10.,R1 ; SET UP COUNTER

IN: ISTB GATKS : LEST KYBO READY STATUS

BPL IN

OUT: TSTB Q#IPS ; TEST TTO READY STATUS

BPL OUT

MOVB @#TKB,@#TPB ; ECHO CHARACTER MOVB @#TKB,(RD)+ ; STORE CHARACTER INC R1 ; INC COUNTER

BNE IN

RTS PC ; EXIT

: SUBROUTINE TO SORT TEN VALUES

SORI: MOV #-10.,R4 MEXT: MOV COUNT,R3

HOY #BUFFER+9. RS

ADD R3,RØ

MOTB (RØ)+,R1 LOOP: CMPB (RØ)+,R1

BGE GT

LT: HOV8 - (RØ) ,R2

HOVB RT.(RØ) ← HOV R2.RT

GT:

INC R3

ENE LOOP

INSERT: MOVB RI, BUFFER+10. (R4)

INC R4 INC COUNT BNE HEXT

MOV #-9.,COUNT ; RESTORE LOCATION COUNT

RTS PC ; EXIT

COUNT: .WORD -9.

LINE1: .ASCII /INPUT ANY TEN SINGLE DIGIT VALUES (Ø-9): 1'LL/

.ASCII /SORT AND OUTPUT THEM IN/ LINE2: .ASCII /SMALLEST TO LARGEST DROER./

BUFFER: ,=,+10.

.END_INITSP ; FINISHED!!!



INTRODUCCION A LAS MINICOMPUTADORES

ELEMENTOS DE UNA MINICOMPUTADORA

JUL10,1979.

México 1, D. F.

,		

ary is conjudent to a group of addresseld. Inflar agistor. After upplaint on addressed register.

General Ideas

NOME have from In the with magnetic were begular translations.

NOMETER, and The care BAM, the modelment formalist computers, but the advantage of being annualistic; this means data is retained in the core registers even though the power is turned off. The bipolar and MOS BAM, and the attendance coloride, where off the proportional the secret than is lost.

Same and notes likely many be either stationed quantic in the main the Moses in polar on MOS flip flags; data is retained in liquid to dange on the other hand, and continue flags. On the other hand, and continue flags from the data to the data, because any main and appearance of the more data most be refreshed every from million and have approximately approximately and approximately approximately.

The memory elements in static and dynamic RAMs may contain one, two, three, or four transistors. We do not have the time to go into the circuit design of static and dynamic RAMs. For the remainder of this book, our discussion is limited to basic ideas behind the static RAM.

Three-State RAM

Figure 7-12 is the symbol for a three-state static RAM. The himsey word RDDRESS sales the particular RAM register to be read ont or written into:

The control signals MF and WF (more equivalent action collect a hold result to equivalent appearation; a summarized in Table 1773.

Briefly, here's what happens. A low MF disables the RAM equivalent to hold at he nothing operation; at this time, WF, is a don't care. A high MF and low WE produce a result specified in this was, the addressed appears at the RAM corpet. Finally, whigh MF and high WE give a write operation, this meetis D_{in} is stand in the addressed register.

If interested in one HAMs, dynamic BAMs, and other memory topics, we A. P. Malsano and D. P. Leach, Digital Principles and Applications, McGraw-Hill Book Company New York, 1975, Chap. 12




Fig. 7-12. Symbol for three-state static HAM.

As shown in Table 7-3, the output lines are floating during a hold or write operation but connected during a read operation. Memorize Table 7-3 for later use.

TABLE 7-3. RAM ACTION					
ME WE		Operation	Output		
0	х	Hold	Floating		
1	0	Read	Connected		
1	1	Write	Floating		

A station AM in acquiring manning analog to a state of during a read or write apprentiant data in transferred without a class standard.

Proving a write operation, the address and data input of Fig. 7-22 globals be explicitly for blight himself and the supplies of Fig. 7-22 globals be explicitly for blight himself. The address made data input of the supplies of Parties. Data the expression of Parties.

FYAMDIF 7.7.

What to the following coping and held timer mean

وبراح والمراجعة المتحددة والمتحددة والمتحددة	(setup)
المناطعة المتحدية	(setup)
و پيس له استارانه آمريو ربوا سيم ماعلي ،	(hold)
Data Low HE Wins	(hald,

The address-to-WE setup time is 5 ns. This means the address must be applied at least 5 as before WE goes high; otherwise, the manufacturer does not guarantee that the cornect register is written into.

The data-to-WE setup time is 5 ns. Therefore, the data has to be applied at least 5 ns before the WE goes high. Unless this condition is satisfied, we cannot be sure the data will be correctly entered.

The address-from-WE hold time is 10 ns. This means the address must be held at least 10 ns after WE goes low.

The data-from-WE hold time is also 10 ns. So for a valid write operation, the data must be held at least 10 ns after WE goes low.

EXAMPLE 7-8,

How does the RAM of Fig. 7-13 differ from the one of Fig. 7-12?

SOLUTION.

It's still a static RAM, but the control inputs are inverted. Those bubbles at the WE and ME inputs mean complementary operation. In other words, the WE and ME entries of Table 7-3 are inverted: 1X gives a hold, 01 produces a read, and 00 gives a write.

7-4. THE-MEMORY-DATA-REGISTER

to general, that her to he are up-before WE goes high and held after WE goes for will his suggests the memory data register (MDR), a suggest that temperating the memory. In other




Fig. 7-13. "Ie RAM with inverted control inputs.

words, to satisfy the RAM setup time, the MDR is loaded before a write operation; to satisfy hold time, the MDR retains its contents after a write operation.

The SAP-2 computer uses a 256×12 RAM (see Fig. 7-14). The MAR again supplies the address word, but this time it contains 8 bits rather than 4. This means the binary addresses are from

$$ADDRESS = 0000 0000$$

to

7. Memories

ADDRESS = 1111 1111

The equivalent decimal addresses therefore are 0 to 255.

The 256 \times 12 RAM can store 256 words of 12 bits each. These words are loaded into R_0 , R_1 , R_2 , ..., R_{232} . Noninverted WE and ME signals control the operation of the RAM; a low ME creates the hold condition with a floating output, a high ME and low WE result in a read onto the W bus, a high ME and high WE produce a write operation with a floating output.




Fig. 7-14. MAR, RAM, and MDR connected to W bus.

The memory data register of Fig. 7-14 is a 12-bit buffer register. Its two-state output goes to the RAM data inputs. Therefore, the MDR supplies the word to be stored in the RAM. As indicated, the MD3 has a LOAD (L_p) input. A low L_p prevents the bus word from entering the MDR; a high L_0 and positive clock edge load the bus word into the MDR.

Incidentally, the memory data register (MDR) is also known as the memory buffer register (MBR). In this book, we prefer using MDR because it pinpoints the function of the register; the D in MDR stands for "data"; this is more concrete than using B, which stands for "buffer."

EXAMPLE 7-9.

184

Figure 7-15 shows part of a computer. A three-state program counter delivers an 8-bit address to the W bus when E. is high. As usual, a high C_F and positive clock edge increment the PC.

An imput register (I) receives instruction and data words from the outside world. At the moment, the input word is Io. This word comes from a peripheral device such as a punched-card reader, a magnetictape reader, a teletypewriter, etc.

Initially, a CLR pulse resets the program counter to 0s. If the input word is

$$I_p = 1100 0001 1001$$

what will happen if a positive clock edge occurs once during each of the following control words?

$$C_{P}E_{r}L_{H}W_{E}$$
 $M_{E}L_{D}L_{I}E_{I} = 0110$ 0000
 $C_{P}E_{r}L_{H}W_{E}$ $M_{E}L_{D}L_{I}E_{I} = 0000$ 0010
 $C_{P}E_{r}L_{H}W_{E}$ $M_{E}L_{D}L_{I}E_{I} = 0000$ 0101
 $C_{P}E_{P}L_{H}W_{E}$ $M_{E}L_{D}L_{I}E_{I} = 0001$) 1000
 $C_{P}E_{P}L_{H}W_{E}$ $M_{F}L_{D}L_{I}E_{I} = 0000$ 0000

SOLUTION.

In the first control word, E_F and L_H are high. Therefore, the contents of the program counter set up the MAR via the W bus. After the positive clock edge strikes,

$$MAR = PC \rightarrow$$

Since the PC was initially cleared,




Fig. 7-15. Part of the SAP-2 computer.

In the second control word, L_t is high. When the next positive clock edge hits, the instruction or data word from the peripheral device is loaded into the input register to get

$$I = 1100 0001 1001 \text{ s}^{-1}$$

 L_p and E_l are high in the third control word. This means the contents of the input register set up the memory data register via the W bus. The next positive clock edge therefore loads the MDR with the input word to get

$$MDR = 1100 0001 1001$$

In the fourth control word, WE and ME are high, This produces a write operation. Since the MAR is addressing the Ro register,

Con inter architection of result on the application. If a computer is to be timeshared (used by many people at the same time), it will be large, powerful, and expensive. On the other hand, a computer dedicated to only one program is usually small, limited, and mexpensive (like a microcomputer).

The SAP (simple as possible) computer has been designed for you, the beginner. The main purpose of SAP is to show you all the crucial ideas behind computer operation without burying you in unnecessary detail. But even a simple computer like SAP covers many advanced concepts. Rather than bombard you with too much all at once, we will examine three different generations of the SAP computer.

SAP-1 is the first phase in the evolution toward modern computers. Although primitive, SAP-1 is a big step for a beginner. Really dig into this chapter; master SAP-1, its architecture, its programming, and its internal circuit operation. Then you will be ready for SAP-2.

8-1. ARCHITECTURE

Figure 8-1 shows the architecture (structure) of SAP-1. All register outputs to the W bus are three-state; this allows orderly communication and data transfer. All register outputs not connected to the W bus are two-state; these outputs continuously drive the boxes they are connected to.

Most of the registers of Fig. 8-1 were discussed earlier. What follows is a brief description of each box; detailed explanations come later.

Program Counter


The program counter (PC) counts from 0000 to 1111, equivalent to hexadecimal 0 through F. The PC is reset to 0000 before each computer run. After an instruction has been fetched, the PC is incremented by one. Therefore, at the beginning of each fetch cycle, the PC holds the address of the current instruction.

Memory Address Register

The memory address register (MAR) receives binary addresses from the program counter. Because the PC counts from 0000 upward, the MAR selects the ROM words stored at hexadecia addresses 0 upward. Note that the output of the MAR is to tate.



204



Digital Comp-

Election(45

Fig. 8-1. SAP-1 architecture.

Read-only Memory

The 16×8 PROM is switch programmable; therefore, by closing and opening switches, you can store any 16 words of 8 bits each. These words, located at addresses 0 through F, are symbolized by R_{\bullet} , R_{I} , R_{I} , ..., R_{F} . When E_{R} is high, the addressed word is read ϵ the W bus.



lectronics

Instruction Register

Examples 7-5 and 7-6 showed you how ROM instructions are read onto the W bus. Each ROM instruction is then loaded into the instruction register (1R) by applying a high L, and positive clock edge.

The contents of the instruction register are split into two smaller words. The four MSBs (most significant bits) are a two-state output that goes directly to the control unit. The four LSBs, on the other hand, are a three-state output that is read onto the W bus when E_t is high,

Control Unit

The control unit (CON) makes a computer what it is: an automatic dataprocessing machine. Before each computer run, CON sends a CLR signal to the instruction register and program counter. This wipes out the last instruction in the IR and resets the PC to 0000.

CON also sends a clock signal to all registers; this synchronizes the operation of the computer, ensuring well-defined internal states. In other words, all register transfers and changes occur on the positive edge of a common clock signal.

The bits from the bottom of CON form a 12-bit control word:

$$CON = C_P E_P L_M E_R L_I E_I L_A E_A S_U E_U L_B L_0$$

This word determines how the registers will react to the next positive clock edge. For instance, a high C, means the program counter will be incremented, a high E_P and L_B mean the contents of the PC are loaded into the MAR, etc.

CON is like the conductor of a symphony. It synchronizes and orchestrates all the different pieces in the SAP-1 computer. By generating different routines (similar to Examples 7-5 and 7-9), CON makes the other circuits fetch an instruction, load the accumulator with a number, add two numbers, etc.

Accumulator

Chapter 6 introduced the accumulator (A), a group of flip-flops that store intermediate answers during a computer run. In Fig. 8-1, the accumulator has two outputs. The two-state output goes directly to the arithmetic-logic unit. The three-state output connects to the W bus. Therefore, the 8-bit accumulator word continuously drives the ALU; the same word appears on the W bus when E_{λ} is high.

Arithmetic-Logic Unit

The arithmetic-logic unit (ALU) contains a 2's complement adder/subtractor (review Secs. 4-7 through 4-9 if necessary). When the subtract (Sv) input is low, the ALU forms the algebraic sum; therefore, its contents are

$$ALU = A + B$$

When Sy is high, the algebraic difference appears:

$$ALU = A + B'$$

(Recall the 2's complement is equivalent to decimal sign change.)

The ALU is an asynchronous (unclocked) circuit; this means its contents can change as soon as the input words change. When E_{θ} is high, these contents appear on the W bus.

B Register

A high L_{θ} and positive clock edge load the word on the W has into the B register. The two-state output of the B register drives the ALU, supplying the number to be added or subtracted from the contents of the accumulator.

Output Register

At the end of a computer run, the accumulator contains the answer to the problem being solved. At this point, we need to transfer the answer to the outside world. This is where the output register (O) is used. When E_A and L_θ are high, the next positive clock edge loads the accumulator word into the output register.

Typical computers have several output registers, which are connected to interface circuits that drive peripheral devices. In this way, processed data can drive printers, cathode-ray tubes, teletypewriters, etc. (An interface circuit tailors the data for each device.)

Binary Display

The binary display (D) is a horizontal row of eight light-emitting diodes (LEDs), flecause each LED connects to one flip-flop of the output regis-

2C8

Therefore, after we've transferred an answer from the accumulator to the output register, we can see the answer in binary form.

8-2. INSTRUCTION SET

A computer is a useless pile of hardware until someone programs it. This means loading step-by-step instructions into the memory before the start of a computer run. But before you can program a computer, you must learn its instruction set, the basic operations it can perform. The SAP-1 instruction set follows.

LDA

LDA stands for "load the accumulator." A complete LDA instruction includes a ROM word, LDA R₈, for example, means "load the accumulator with R₈." Therefore, given

$$R_s = 1111 0000$$

the execution of LDA R4 results in

$$A = 1111 0000$$

Similarly, LDA R_A means "load the accumulator with R_A ," LDA R_F means "load the accumulator with R_B ," and so on.

ADD

ADD is another SAP-1 instruction. A complete ADD instruction includes a ROM word. For instance, ADD R_s means "add R_s to the accumulator contents"; the sum in the ALU replaces the original contents of the accumulator,

Here's a numerical example. Suppose decimal 2 is in the accumulator and decimal 3 is in the R_f register. Then,

$$A = 0000 \ 0010$$

 $R_a = 0000 \ 0011$

During the execution of ADD R_0 , the following things happen. First, R_0 is loaded into the B register to get

and almost instantly the ALU forms the sum of A and B:

$$ALU = 0000 0101$$

Second, the ALU contents are loaded into the accumulator to get

$$A = 0000 0101$$

As you see, the accumulator winds up with the sum.

The foregoing routine is used for all ADD instructions; the addressed ROM word goes to the B register and the ALU output to the accumulator. This is why the execution of LDA R_s adds R_s to the accumulator contents, the execution of LDA R_s adds R_s to the accumulator contents, and so on.

SUB

SUB is another SAP-1 instruction, and it too is incomplete without a ROM word. For example, SUB R_c means "subtract R_c from the contents of the accumulator"; the difference formed in the ALU replaces the original contents of the accumulator.

For a concrete example, assume decimal T is in the accumulator and decimal 3 is in the ROM Re register. Then,

$$A = 0000 0111$$

 $R_c = 0000 0011$

The execution of SUB $R_{\rm c}$ takes place as follows. First, $R_{\rm c}$ is loaded into the B register to get

$$B = 0000 0011$$

and almost instantly the ALU forms the difference of A and B:

Second, the ALU contents are loaded into the accumulator to get

$$A = 0000 0100$$

So, the accumulator ends up with the difference.

The foregoing routine applies to all SUB instructions; the ad-

dressed ROM word goes to the B register and the ALU output to the accumulator. This is why the execution of SUB Rc subtracts Rc from the contents of the accumulator, the execution of SUB Re subtracts Re from the accumulator, and so on.

OUT

The instruction OUT tells the SAP-1 computer to transfer the accumulator contents to the output register. After OUT has been executed, you can see the answer to the problem being solved.

OUT is complete by itself; that is, you do not have to include a ROM word when using OUT because the instruction does not involve the memory.

HLT

HLT stands for halt. This instruction tells the computer to stop processing data. HLT marks the end of a program, similar to the way a period marks the end of a sentence. You must use a HLT instruction at the end of every SAP-1 program; otherwise, you get computer trash (meaningless answers caused by runaway processing).

HLT is complete by itself; that is, you don't have to include a ROM word when using HLT because this instruction does not involve the memory.

Memory-Reference Instructions

LDA, ADD, and SUB are called memory-reference instructions (MRIs): you must include a ROM word when using these instructions. OUT and HLT, on the other hand, are not MRIs because they do not involve the memory.

Mnemonics

LDA, ADD, SUB, OUT, and HLT are the instruction set for SAP-1. Abbreviated instructions like these are called ninemonics (memory aids). Mnemonies are popular in computer work because typical computers have hundreds of instructions in their instruction sets. Table 8-1 summarizes the SAP-1 instruction set.

TABLE 8-1. INSTRUCTION SET

Mnemonic	Operation
LDA ADD SUB OUT HLT	Load accumulator with ROM word Add ROM word to accumulator Subtract ROM word from accumulator Load output register with accumulator word Halt

EXAMPLE 8-1.

210

Here's a SAP-1 program:

LDA R ADD H. ADD III ADD Rc SUB Ro OUT HLT

What does each instruction do?

SOLUTION.

The first instruction loads the accumulator with Rati

$$A = R_{g}$$

The second instruction adds RA to the accumulator contents:

$$\mathbf{A} = \mathbf{R}_1 + \mathbf{R}_A$$

Similarly, the next two instructions add R_B and R_C:

$$A = R_0 + R_A + R_B + R_C$$

The SUB instruction subtracts R₀ from the accumulator contents:

$$A = R_a + R_A + R_B + R_C - R_D$$

The OUT instruction loads this accumulator word into the output register, therefore, the binary display shows

D = A

The HLT instruction stops the data processing.

8-3. PROGRAMMING

The X's of Fig. 8-2 are switches on the operator panel of SAP-1. These switches program the contents of the memory. A closed switch loads a binary 1; an open switch, a binary 0. Since there are 16 ROM registers, we can store 16 words at addresses 0 through F.

To program instruction and data words into the memory of SAP-1, use the operation code (op-code) of Table 8-2. The op-code bits go into the four MSB positions and the address bits into the four LSB positions.

TABLE 8-2. OPERATION CODE

Mnemonic	Op-Code	
LDA	0000	
ADD	0001	
ŞUB	0010	
OUT	1110	
HLT	1111	

Here's how to program LDA Re into the Re register. The op-code for LDA is 0000, and the binary address for R_r is 1111. Therefore, you must program the switches in the Ro register like this:

Since op (open) loads a binary 0 and cl (closed) loads a binary 1, the Ro register has been programmed with the word

$$R_0 = 0000 \ 1)$$
 (LDA R_r

_			
R ₀ ∫	XXXX	XXXX	Ì
Β, [XXXX	XXXX	1
A ₂ {	XXXX	XXXX	1
			1
٠!		•	1
:	:	:	
F _D	XXXX	XXXX	
٠į		XXXX	

gramming switches for 18×8 ROM. Fig. 8-2

(LDA R_f)

How would you program ADD Re in the R, register and SUB Lo in the R, register? Again, put the op-code bits in the MSB positions and the address bits in the LSB positions. After the switches are programmed, the stored words are

$$R_{\rm s} = 0001 \ 1110$$
 (ADD $R_{\rm s}$)
 $R_{\rm s} = 0010 \ 1101$ (SUB $R_{\rm p}$)

The OUT and HLT instructions don't use address bits; therefore, we can disregard the switches in the LSB positions. For example, to store OUT in the R₂ register and HLT in the R₄ register, set the switches to get

$$R_1 = 1110 XXXX$$

$$R_4 = 1111 XXXX$$

Because the address bits are not used, the LSB switches can be open or closed.

EXAMPLE 8-2.

Machine language is the binary words a particular computer responds to. Translate the program of Example 8-1 into SAP-1 machine language and store the coded instructions at hexadecimal addresses 0 upward.

SOLUTION.

All we have to do is replace the mnemonics by op-code bits and the ROM words by address bits. For instance, LDA Re translates into 0000 1001. After translating the entire program of Example 8-1 and loading it into the ROM, we have

$R_{\bullet} = 0000 \cdot 1001$	(LDA R _y)
$R_1 = 0001 \cdot 1010$	(ADD R _A
$R_t = 0001 \ 1011$	$(ADD R_B)$
$R_0 = 0001 1100$	(ADD R _c)
$R_4 = 0010 1101$	(SUB R _p)
$R_s = 1110 XXXX$	(OUT)
$R_a = 1111 XXXX$	(HLT)

Incidentally, any program like the foregoing that's written in machine language is called an object program. The original with mnemonics and ROM words is called a source program In SAP-1

the oper_ur translates the source program into an object program when programming the ROM switches.

A final point. The four MSBs of a machine-language instruction in SAP-1 specify the operation and the four LSBs give the address; from now on, we will refer to the MSBs as the instruction field and to the LSBs as the oddress field. Symbolically,

EXAMPLE 8-3

How can we simplify the appearance of the source program given in Example 8-1?

SOLUTION.

The R in each memory-reference instruction is redundant information. In other words, when we translate to machine language, all we need is the subscript. For instance, LDA 9 gives the same information as LDA R_a.

By deleting all Rs from the memory-reference instructions, the source program of Example 8-1 becomes

LDA 9

ADD A

ADD B

ADD C

SUB D

OUT

This is the standard practice in industry; from now on, we will write source programs like this.

EXAMPLE 8-4.

How would you program SAP-I to solve this arithmetic problem?

SOLUTION.

You can use the program of the preceding example provided decimal 18 is loaded into the R_s register, decimal 20 into the R_s register, decimal 24 into the R_s register, and so on.

After programming the ROM switches, the memory words are

$R_{o} = 0000 \ 1001$	(LĐA 9)
$R_1 = 0001 \cdot 1010$	(ADD A)
$R_2 = 0001 1011$	(ADD B)
$R_1 = 0001 1100$	(ADD C)
$R_4 = 0010 1101$	(SUR D)
$R_s = 1110 \text{ XXXX}$	(OUT)
$R_{\bullet} = 1111 \text{ XXXX}$	(HLT)
$R_{\nu} = 0001 \ 0000$	(16 ₁₀)
$R_A = 0001 \ 0100$	(20_{19})
$R_0 = 0001 \ 1000$	(24_{10}) .
$R_c = 0001 \ 1100$	(28_{10})
$R_{\rm p} = 0010 \ 0000$.	(32_{10})

Notice the program is stored ahead of the data. That is, the initial program instruction goes into the R₀ register, and remaining instructions go into successive addresses. This is essential in SAP-1 because the program counter starts with binary address 0000. Since the PC holds the address of the instruction to be fetched next from the memory, we must load the program ahead of the data.

Incidentally, a stored-program computer is one in which an object program is stored in the memory before a computer run. SAP-1 is an example of a stored-program computer. It uses front-panel switch programming, the simplest but slowest way to load a program into a computer memory.

EXAMPLE 8-5.

Show the contents of the accumulator after the first five instructions are executed in the program of the preceding example. Show the contents of the output register after the OUT instruction is executed.

SOLUTION.

For convenience, the source program is repeated along with the decimal data:

$$R_0 = 1.DA 9$$

 $R_1 = ADD A$

 $R_1 = ADD B$ $R_2 = ADD C$ $R_4 = SUB D$ $R_5 = OUT$ $R_6 = HLT$ $R_9 = 16_{10}$ $R_A = 20_{10}$ $R_B = 24_{16}$ $R_C = 28_{10}$ $R_D = 32_{10}$

(In these equations, the = sign stands for "is equivalent to.")

After LDA 9 is executed, the contents of the accumulator are

$$A = 0001 \ 0000 \tag{16}_{10}$$

The execution of ADD A gives

$$A = 0010 \ 0100 \tag{36}_{10}$$

After ADD B is executed,

$$A = 0011 \ 1100 \tag{60}_{10}$$

When ADD C is executed,

$$A = 0101 \ 1000$$
 (88₁₆)

Executing SUB D gives

$$A = 0011 \ 1000 \tag{56}_{10}$$

The accumulator contains the answer to the problem. After OUT is executed, the contents of the output register are

$$O = 0011 \ 1000 \ (56_{10})$$

At this point, HLT stops the data processing.

8-4. FETCH CYCLE

The control unit is the key to a computer's automatic operation. After the program and data are loaded into the memory, a start signal turn control r to CON. This unit then generates the control words tha fetch and execute each instruction.

While each instruction is fetched and executed, the computer passes through different machine phases, periods during which register contents change. Let's find out more about these phases.

Ring Counter

The ring counter of Fig. 8-3a (part of SAP-1's control unit) has an output of

$$T = T_1 T_4 T_5 T_7 T_1 T_5$$

At the beginning of a computer run, the ring word is

$$T = 0000001$$

Successive negative clock edges produce ring words of




Fig. 8-3. Ring counter a Symbol, (b) Clock and timing pulses.

$$T = 000010$$
 $T = 000100$
.
.
.
 $T = 100000$

Then, the ring counter resets to 000001 and the cycle repeats. Each ring word represents one machine phase.

Figure 8-3b shows the timing pulses out of the ring counter. The initial phase To starts with a negative clock edge and ends with the next negative clock edge. During this phase, the To bit out of the ring counter is high.

During the next phase, T_1 is high; the following phase has a high T_z ; then a high T_3 , and so on. As you can see, the ring counter produces six phases. Each instruction is fetched and executed during these six phases.

Address Phase

The To phase is called the address phase because the address in the PC is transferred to the MAR during this phase. Figure 8-4a shows the computer sections that are active during this phase. (Active parts are light; inactive parts are dark.)

During the address phase, E_{r} and L_{w} are high; all other control bits are low. This means CON is sending out a control word of

$$\begin{aligned} \mathbf{CON} &= \mathbf{C}_{P} \mathbf{E}_{P} \mathbf{L}_{M} \mathbf{E}_{R} \ \mathbf{L}_{I} \mathbf{E}_{I} \mathbf{L}_{A} \mathbf{E}_{A} \ \mathbf{S}_{U} \mathbf{E}_{U} \mathbf{L}_{B} \mathbf{L}_{O} \\ &= 0110 \ 0000 \ 0000 \end{aligned}$$

during this phase,




Fig. 5-4. Fetch routine (a) Address phase (b) Memory phase, (c) Increment phase,

Memory Phase

Figure 8-4b shows the active parts of SAP-1 during the T, phase. This phase is called the memory phase because the addressed ROM instruction is transferred from the memory to the instruction register. During the memory phase, CON is producing a control word of

$$CON = C_{P}E_{P}L_{M}E_{R} L_{I}E_{I}L_{A}E_{A} S_{U}E_{U}L_{0}L_{0}$$

= 0001 1000 0000

As you see, the $E_{\mathbf{z}}$ and L_{i} bits are high.

Increment Phase

The T, phase is called the increment phase because the program counter is incremented during this phase. Figure 8-4c shows the active parts of SAP-1 during the increment phase, The only high control bit during this phase is Ce, and the word out of CON is

$$CON = C_{P}E_{P}L_{M}E_{R} L_{I}E_{I}L_{A}E_{A} S_{U}E_{U}L_{B}L_{0}$$

= 1000 0000 0000

Fetch Cycle

The address, memory, and increment phases represent the fetch cycle of SAP-1. During the fetch cycle, CON sends out the three control words just described. Table 8-3 repeats this control routine.

TABLE 8-3. FETCH ROUTINE

Photo	$C_{t}E_{t}L_{M}E_{R}$	$L_i E_i L_A E_A$	SuEuL _b L _o	Effect
T, (address)	0110	0000	0000	MAR = PC
T, (memory)	0001	1000	0000	$IR = R_{er}$
T _k (increment)	1000	0000	0000	Increment PC

During the address phase, Ep and Ly are high; this means the PC sets up the MAR via the W bus. As shown earlier in Fig. 8-3b, a positive clock edge occurs midway through the address phase; this loads the MAR with the contents of the PC.

During the memory phase, E_n and $I_{n,j}$ are high. Therefore, the addressed ROM register sets up the instruction register via the W bus, Midway through the memory phase, a positive clock edge loads the 1R with the addressed ROM instruction.

Co is the only have control bit during the increment phase. This sets up the PC to count positive clock edges. Halfway through the increment phase, a positive clock eage hits the PC and advances the contents by one.

8-5. EXECUTION CYCLE

The next three phases (T₃, T₄, and T₅) are the execution cycle of SAP-1. The register transfers during the execution cycle depend on the particular instruction being executed. For instance, LDA 9 requires different register transfers than ADD B. What follows are the control routines for different SAP-1 instructions.

LDA Routine

For a concrete discussion, let's assume the instruction register has been loaded with LDA 9:

1R = 0000 1001

During the T₂ phase, the instruction field 0000 goes to the CON, where it is decoded; the address field 1001 is loaded into the MAR. Figure 8-5a shows the active parts of SAP-1 during this execution phase. Note that E_i and L_{ii} are high; all other control bits are low.

During the second execution phase (T_4) , E_8 and L_4 go high. This means the addressed data word in the ROM will be loaded into the accumulator on the next positive clock edge (see Fig. 8-5b).




Fig. 8.5. A mutine (a) First execution phase. (b) Second execution phase. (c) Fir execution 44.

T. is a do-nothing phase. During this third execution phase . " registers are inactive (Fig. 8-5c). This means CON is sending out a word containing all 0s.

Table 8-4 summarizes the control routine needed to implement (carry out) the LDA instruction. The first execution phase sends the address field in the instruction register to the MAR. The second execution phase loads the addressed data word into the accumulator. The third execution phase marks time; it does nothing.

TABLE 8-4. LOA ROUTINE

Phase	CrEaL ME n	LELLE	SyEul. also	Effect
T,	0010	y 100	0000	MAR = ADDRESS
Т.	0 0 0 1	0010	0000	$A = R_{*postus}$
T,	0000	0000	0000	Do nothing

ADD Routine

Suppose at the end of the fetch cycle, the instruction register contains ADD B:

$$IR = 0001 1011$$

During the first execution phase (Ta), the instruction field goes to the CON and the address field to the MAR (see Fig. 8-6a). During this phase, E_i and L_{ij} are high.

Control bits E_n and L_n are high during the next execution phase (T.). This allows the addressed data word to set up the B register (Fig.




Fig. 8-6. ADD and SUB routines. (a) First execution phase. (b) Secon (c) Final execution phase

ution phase.

8-6b). As usual, loading takes place midway through the phase when the positive clock edge hits the CLK input of the B register.

During the third execution phase (T_s) , E_0 and L_A are high; therefore, the ALU sets up the accumulator (Fig. 8-6c). Halfway through this phase, the positive clock edge loads the sum into the accumulator.

Incidentally, setup time and propagation delay time prevent racing of the accumulator during this final execution phase. When the positive clock edge hits in Fig. 8-6c, the accumulator contents change, forcing the ALU contents to change. These new ALU contents return to the accumulator input. But the new ALU contents don't get there until two propagation delays after the positive clock edge (one for the accumulator and one for the ALU). By then it's too late to set up the accumulator. This prevents accumulator racing (loading more than once on the same clock edge).

Table 8-5 summarizes the control routine needed to implement the ADD instruction. The first execution phase sends the address field in the instruction register to the MAR. The second execution phase loads the addressed data word into the B register. The third execution phase loads the ALU contents (SUM) into the accumulator.

TABLE 4-5. ADD ROUTINE

Phase	C,E,L,E,	$L_1E_1L_nE_4$	SuEuL _b L ₀	Effect
T,	0010	0010	0100	MAR = ADDRESS B = RADDRESS A = SUM
T,	0001	0000	0010	
T,	0000	0100	0000	

SUB Routine

The SUB routine is similar to the ADD routine; the only difference is making S_{v} high during the final execution phase. Therefore, Figs. 8-6a through a show the active parts of SAP-I during the three execution phases. (A high S_{v} drives the ALU in Fig. 8-6a.)

Table 8-6 summarizes the SUB routine. The first control word sends the address field from the instruction register to the MAR. The second control word loads the addressed data word into the B register. The third control word loads the ALU contents (DIFF) into the accumulator.

TABLE 8-6. SUB ROUTINE

Phase	C,E,L,E,	$L_1 L_1 L_2 E_3$	$S_{\nu}E_{\nu}L_{\nu}L_{\sigma}$	E∯eçt
T,	0010	0100	0000	MAR = ADDRESS
Τ,	0001	0000	0010	B = Rapowers
Т,	6000	0010	1100	A = DIFF

OUT Routine

Suppose the instruction register contains the OUT instruction at the end of a fetch cycle. Then,

IR = 1110 XXXX

The instruction field goes to the CON. After this field is decoded, the CON sends out the control routine needed to load the accumulator contents into the output register.

Figure 8-7 shows the active sections of SAP-1 during the execution of an OUT instruction. Since E_A and L_0 are high, the next positive clock edge loads the accumulator word into the output register during the first execution phase (T_a) . The remaining execution phases $(T_a$ and $T_b)$ are do nothings.

Table 8-7 shows the OUT routine. The first control word allows the accumulator to set up the output register via the W bus. The next two control words do nothing except mark time.

HLT

HLT does not require a control routine because no registers are involved in the execution of an HLT instruction. When the IR contains

1R = 1111 XXXX

the instruction field 1111 tells the CON to stop processing data. CON stops the computer by turning off the clock (circuitry discussed later).




Fig. 8-7 First execution phase of OUT instruction.

TABLE - OUT ROUTINE

Phase	C+E+LuLa	LiEil.E	$S_t E_t L_t L_b$	Effect
Τ'. Τ'.	0000 0000 0000	0000 0000 0001	0001 0000 0000	OUT = A Do nothing Do nothing

Machine Cycle

SAP-1 has six phases (three fetch and three execute). These six phases are called a *machine cycle* (see Fig. 8-8). It takes one machine cycle to fetch and execute each program instruction; therefore, the duration of a computer run is directly proportional to the number of program instructions.

EXAMPLE 8-6.

SAP-1 has a 1-MHz clock. How long is a machine cycle? How long is the computer run for a program with 12 instructions?

SOLUTION.

The clock has a frequency of 1 MHz; therefore, the period is

$$T = \frac{1}{1 \text{ MHz}} = 1 \mu s$$

Referring to Fig. 8-3b, you can see that each phase lasts for one clock period. Since there are six phases per machine cycle, each machine cycle has a duration of $6 \mu s$.

A program with 12 instructions takes 12 machine cycles to complete. Therefore, the duration of the computer run is 72 μ s.




Fig. 8-8 hine cycle.

EXAMPLE 8-7.

224

Figure 8-9 shows the six phases of SAP-1. The positive clock edge occurs halfway through each phase. Why is this important?

SOLUTION.

SAP-1 is a bus-organized computer (the common type nowadays). This allows its registers to communicate via a bus. But reliable loading of a register takes place only when the setup and hold time are satisfied (review Sec. 5-3 if necessary). Waiting half a cycle before loading the register satisfies the setup time; Waiting half a cycle after loading satisfies the hold time. This is why the positive clock edge is designed to strike the registers halfway through each phase (Fig. 8-9).

There's another reason for waiting half a cycle before loading a register. When the ENABLE input of the sending register goes high, the contents of this register are suddenly dumped onto the W bus. Stray capacitance and lead inductance prevent the bus lines from immediately reaching the correct voltage levels. In other words, we get transients (exponential, ringing, etc.) on the W bus. We have to wait for the data to settle on the bus lines if we want reliable loading. The half-cycle delay before clocking is adequate for all transients to die out.

EXAMPLE 8-8

The following program and data are in the SAP-1 memory:

$$R_0 = LDA C$$

$$R_1 = ADD D$$

$$R_2 = HLT$$

$$R_0 = 15_{10}$$

$$R_0 = 33_{10}$$

Show the register changes for each phase of the Ro machine cycle.




Fig. 8-9 Positive clock edges occur midway through each machine pha-

Before SAP-1 can run a program, the operator has to push a CLR button. Among other things, this resets the program counter to 0000. The operator then pushes a start button and the computer runs the program. Here are the register changes during the first machine cycle:

T. (see Fig. 8-4a):

$$MAR = PC = 0000$$

T, (Fig. 8-4b):

$$IR = R_0 = 0000 1100$$

T2 (Fig. 8-4c):

$$PC = 0001$$

T₃ (Fig. 8-5a):

$$MAR = ADDRESS = 1100$$

T₄ (Fig. 8-5b):

$$A = R_c = 0000 1111$$

T, (Fig. 8-5c):

Do nothing

EXAMPLE 8-9.

With the program and data given in the preceding example, what are the register changes during the second machine cycle?

SOLUTION.

The PC holds address 0001 at the beginning of the second machine cycle. Here are the register changes.

To (Fig. 8-4a):

$$MAR = PC = 0001$$

T₁ (Γig. 8-4b):

, SAP-1 is a computer because it stores a program and debefore calculations begin; then, it automatically carries out the program instructions without human intervention. And yet, SAP-1 is primitive, like a Neanderthal man compared to a modern person. Something is missing, something found in every modern computer.

SAP-2 is the next step in the evolution toward modern computers. It includes jump-instructions. These new instructions force the computer to repeat or skip part of a program. As you will discover, jump instructions open up a whole new world of computing power.

9-1. ARCHITECTURE

Figure 9-1 shows the architecture of SAP-2. As before, all register outputs to the W has are three-state; those not connected to the bus are two-state. A brief description of each thox is given now, with details to follow later.

Subroutine Counter

The subroutine counter (SC) can pinch hit for the program counter during a computer run. This occurs when a new instruction (discussed later) takes program control away from the PC and gives it to the SC. While it has control, the SC sends the binary address of the current instruction to the MAR; after the instruction has been fetched, the SC is incremented by one. Program control remains with the SC until terminated by another new instruction.

Program Counter

This time, the program counter has 8 bits; therefore, it can count from

$$PC = 0000 0000 \quad (0_{10})$$


ta

$$PC = 1111 \text{ HIII} \qquad (FF_{16})$$

A CLR signal resets the PC before each computer run; so the data processing starts with the R, instruction.







Memory Address Register

During the fetch cycle, the MAR receives 8-bit addresses from the program counter or subsoutine counter, whichever has program control During the execution cycle of memory-reference instructions, the MAR receives an 8-bit address field from the instruction register.

Random-Access Memory

The 256 × 12 RAM can store any 256 words of 12 bits. These words, located at addresses 0 through FF, are symbolized by R., R., R., Res. Rm. Rm. Rm. Rg. ... , Res. With WE low and ME high, the addressed RAM word is read onto the W bus. With WE and ME high, the contents of the MDR are written into the addressed RAM location.

Memory Data Register

A high L_p and positive clock edge load the MDR. The two-state output then sets up the RAM. The MDR also has a three-state output; therefore, a high E_0 reads the contents of the MDR onto the W bus.

Instruction Register

During the execution of a memory-reference or a jump instruction, the four MSBs in the instruction register represent the instruction field and the eight LSBs are the address field. During the execution of an operate instruction (explained later), the eight MSBs in the IR form the instruction field and the four LSBs are don't cares.

Control Unit

The control unit produces CLR, CLK, and CON to coordinate and synchronize all registers. Because SAP-2 has a bigger instruction set, the instruction-field decoder has more gates. And because of the new registers, the control matrix has more hardware. Although the CON word is bigger, the idea is the same: The CON bits determine how the registers react to the next positive clock edge.

Input Register

Interface circuits convert signals from peripheral device unchedcard readers, cassette-tape readers, teletypewriters, etc., to binary signals suitable for entry into a computer. The design of an interface depends on the peripheral: a teletypewriter (TTY) needs one kind of interface; a cassette reader, another.

In Fig. 9-1, the binary word from an interface circuit sets up the input register. Therefore, a high $L_{\rm W}$ and positive clock edge load this word into the input register. During another phase, a high $E_{\rm W}$ can read the input word onto the W bus for transfer to the accumulator. As shown in Examples 7-9 and 7-10, a control routine exists for loading up to 256 instruction and data words into the SAP-2 memory.

Accumulator

The two-state output of the accumulator goes to the ALU; the three-state output to the W hus. Therefore, the 12-bit word in the accumulator continuously drives the ALU, but this same word appears on the bus only when E_{λ} is high. (A_{minus} and A_{zero} will be explained later.)

Arithmetic-Logic Unit

Standard ALUs are commercially available as integrated circuits. These ALUs have 4 or more select bits that determine the arithmetic or logic operation performed on words A and B.

The ALU of Fig. 9-1 is comparable to a standard ALU. Because the select bits $(S_3$ through S_0) cover 0000 through 1111, we can select 16 arithmetic and logic functions. SAP-2 uses three arithmetic functions (NULL, ADD, SUB) and seven logic functions (complement A, complement B, OR, AND, NOR, NAND, and XOR).

B Register

As before, a high L_n and positive clock edge load the B register with a word from the W bus, and the two-state output continuously drives the ALU.

Figure 9-2 shows the active par When an MRI is in the instance of the state of the stat

Index Register

The index register (X) has a load input L_x to control loading from the bus and an enable input E_x to control readout onto the bus. Furthermore, the index register has an increment input INX and a decrement input DEX.

When INX is high, the next positive clock edge increases the contents of the index register by one. When DEX is high, the next positive clock edge decreases the contents by one. In other words, a high INX

means the index register counts up; a high DEX means it counts down.³ (X_{minis}) and X_{term} are explained later.)

1 Output Register

Again, the contents of the accumulator can be loaded into the output register (O). This way, an answer can move from the CPU (central processing unit) to the outside world. The output register connects to an interface circuit. The design of this circuit depends on the peripheral device being driven (printer, CRT display, teletypewriter, etc.). The interface circuit converts the contents of the output register into signals suitable for driving the peripheral device.

9-2. MEMORY-REFERENCE INSTRUCTIONS

SAP-2 has an instruction set with 28 instructions. This section is about the six memory-reference instructions.

Recognizing an MRI

The SAP-2 fetch cycle is the same as before. T_0 is the address phase (MAR = PC), T_1 is the memory phase (IR = R_{PC}), and T_2 is the increment phase (advance PC by one). All SAP-2 instructions, therefore, use the memory during the fetch cycle because a program instruction is transferred from the memory to the instruction register.

During the execution cycle, however, the memory may or may not be used; it depends on the type of instruction that has been fetched. A memory-reference instruction (MRI) is one that uses the memory during the execution cycle. You can always recognize an MRI by the registers used in the first execution phase (T₃).

Figure 9-2 shows the active parts of SAP-2 during the T_s phase. When an MRI is in the instruction register, CON sends out high E_t and L_M bits. This means the address field of the IR is loaded into the MAR. The T_s phase of any MRI therefore results in

MAR = ADDRESS

Remember this. It will help you distinguish an MRI from other types of instructions discussed later.

1 If interested in the design of up/down counters, see A. P. Malvino and D. P. Lesch, Digital Principles and Applications, McGraw-Hill Book Company, New York, 1975, pp. 246-252.




Fig. 9-2. Taphase of all MRIs.

LDA, ADD, and SUB

The first three MRIs in SAP-2's instruction set are the same as before, although now we can choose from 256 memory words, located at addresses 0 through FF. For instance, LDA 23 means "Load the accumulator with R_{rs} ," ADD 7C means "Add R_{rc} to the accumulator," and SUB FF means "Subtract R_{rr} from the accumulator."

Incidentally, any word being loaded, added, subtracted, or otherwise operated on is called an *operand*. In the foregoing examples, $R_{\rm in}$, $R_{\rm ic}$, and $R_{\rm FF}$ are operands; 23, 7C, and FF are the addresses of the operands.

STA

STA is the innemonic for "store the accumulator word." Every STA instruincludes a memory address. STA-56, for example, mer
"store", accumulator word at address 56." If

$$A = 1111 0000 0000$$

the execution of STA 56 results in

$$R_{s4} = 1111 0000 0000$$

LDB and LDX

The last two MRIs in SAP-2's instruction set are similar to LDA except that the addressed memory word is loaded into the B register or into the index register.

LDB is the mnemonic for "load the B register," and LDX is the mnemonic for "load the index register," To be complete, these instructions must include an address. For instance, LDB 45 means "load the B register with R_{48} ," and LDX 78 means "load the index register with R_{38} ."

EXAMPLE 9-1

Write a program that adds three numbers (a, b, and c) and winds up with the sum in the accumulator, the B register, and the index register.

SOLUTION.

Here's one program that will work:

 $R_0 = I.DA 20$ $R_1 = ADD 21$ $R_2 = ADD 22$ $R_3 = STA 23$ $R_4 = LDB 23$ $R_5 = LDX 23$ $R_6 = HLT$ $R_{20} = a$ $R_{21} = b$ $R_{22} = c$ $R_{23} = (SUM)$

Instructions R₀ through R₀ add the three numbers. Instruction R₁ stores the sum at address 23. Instructions R₁ and R₂ load the B register and index register, R₂ stops the data processing, at which point the sum appears in the accumulator, B register, and index register.

The data (a, b, and c) is loaded into addresses 20, 21, 22 before the computer run. During the computer run, data is stored a, ...dress 23;

the parentheses around SUM indicate this data is produced by the computer.

9-3. JUMP INSTRUCTIONS

Memory-reference instructions are one type of instruction; jump instructions are another, SAP-2 has six jump instructions; these can change the program sequence. Instead of fetching instructions at successive addresses, the computer may repeat or skip part of the program after a jump instruction has been executed.

JMP

During the T, execution phase of all MRIs, the address field in the IR is transferred to the MAR (Fig. 9-2), This is how you can recognize an MAI.

Jump instructions are different, To begin with, JMP is the mnemonic for "jump the program counter." Every JMP instruction includes an address to be loaded into the PC rather than the MAR. In other words, a JMP instruction differs from an MRI because of the registers used in the T₂ execution phase (see Fig. 9-3).

When a JMP instruction is in the IR, the CON sends out high E_t and L_p hits. This means the address field of the IR goes to the PC (ather than to the MAR. The T_s phase of any JMP instruction, therefore, results in

PC = ADDRESS

The T, and T, phases are do nothings.

Since the PC contains a programmed address after a JMP is executed, the instruction fetched next comes from the programmed address rather than the usual incremented address. This allows the computer to repeat or skip part of the program.

For instance, after the Rs, instruction (JMP 40) is executed in Fig. 9-4a, the PC contains address 40. The next instruction fetched is R₄₄; therefore, the computer will repeat the program between R_{so} and R_{so}.

On the other hand, the execution of the R_{st} instruction (JMP 70) in Fig. 9-4b forces the computer to jump to the R₁₀ instruction; therefore, all instructions between Rs; and Rm are skipped.

Examples 9-2 onward give you practice with the JMP instruction and sharpen your understanding of this powerful instruction.

JAM

IAM resembles IMP because it can change the contents of the PC. But it differs from JMP because it produces a program jump only when a special condition is satisfied.




Fig. 9-3. T, phase of JMP instruction.




Fig. 9-4. (a) Jumping backward. (b) Jumping forward.

JAM is the nearmonic for "name the program counter if the accumulator is minus," to simply, 'jump if accumulator minus." Every JAM instruction includes the address to be loaded into the PC. For instance, JAM 40 means "jump to address 40 if accumulator minus," and JAM 60 means "jump to address 60 if accumulator minus."

Figure 9-5 shows the effect of a JAM 40. During the execution of the R_{so} instruction, CON tests the contents of the accumulator. If the accumulator is minus, the program jumps back to the R_{so} instruction; otherwise, the program continues with the R_{so} instruction.


After the SUB 92 is executed, a JAM 60 appears. Again, the CON tests the accumulator contents. If these contents are minus, the program jumps ahead to the R_{60} instruction; otherwise, it continues with the R_{63} instruction.

JAZ

JAZ is the minimonic for "jump the program counter if the accumulator is zero"; or simply, "jump if accumulator zero." Every JAZ instruction includes the address to be loaded into the PC. JAZ 32 means "jump to address 32 if accumulator zero, otherwise, continue with the next instruction."

JIM and JIZ

JIM stands for "jump the program counter if the index register is minus"; or simply, "jump if index minus." JIZ is the mnemonic for "jump the



program counter if the index register is zero"; or simply, "parties to deep zero"

Every JIM and JIZ instruction includes the address to be loaded into the FC. For instance, JIM 94 means "jump to address 94 if index mise.", JIZ TF means "jump to address 7F if index zero."

JAM, JAZ, JIM, and JIZ are called conditional jumps because the program jump occurs only if certain conditions are satisfied. On the other hand, JMP is unconditional, once this instruction is fetched, the execution cycle always jumps the program to the specified address.

JMS

A subroutine is a program stored in the memory for possible use in another program. Most computers have subroutines for finding sines, cosines, tangents, logs, square roots, etc. These subroutines are part of the software supplied with modern computers. ("Software" refers to the programs manufacturers prepare for use with computers. Besides subroutines, software includes assemblers and compilers, programs that can translate source programs into object programs.)

JMS is the mnemonic for "jump to subroutine." Every JMS instruction must include the starting address of the desired subroutine. For instance, if a square-root subroutine starts at address A2 and a log subroutine at address C5, then a JMS A2 will jump to the square-root subroutine and a JMS C5 to the log subroutine. After the subroutine is completed, the computer returns to the original program.

When a JMS is executed, program control passes from the program counter to the subroutine counter. After each subroutine instruction is fetched, the SC is incremented by one. In this way, the SC pinch hits for the program counter during the execution of a subroutine. At the end of the subroutine, program control reverts to the PC.

JMS is unconditional, like JMP. Once a JMS has been fetched into the instruction register, the computer will jump to the starting address of the subroutine.

Summary

During the execution of an'MRI, the MAR receives the address field.

During the execution of a JMP, the program counter receives the address field. During the execution of JAM, JAZ, JIM, or JIZ, the program counter receives the address field if certain conditions are satisfied. During the execution of a JMS, the subroutine counter receives the address field and the program counter saves (retains) the emented address.

MRIs are the workhorses of an instruction set; they load registers, add and subtract addressed words, and store words in the memory. But the jump justructions are the real magic of an instruction set; they make the computer repeat part of a program, skip part of a program, and jump to other addresses in memory where useful subroutines are stored.

Table 9-1 lists the mnemonics and op-code for SAP-2's memory-A reference and jump instructions.

TABLE 9-1. MRIS AND JUMP INSTRUCTIONS FOR SAP-2

Macmonic	Op Code	Meaning
LDA	0000	Load accumulator
ADD	0001	Add addressed word
SUB	0010	Subtract addressed word
STA	0011	Store accumulator word
LDB	0100	Load B tegister
LDN	0101	Ligid mides register
JMP	0110	()ump
JAM	1110	jomp if accumulator minus
JAZ	1000	Jump if accumulator zero
JIM	1001	Jump if index minus
JIZ	1010	Jump if index zero
IMS	10[1	Jump to subroutine
_] J100	Not used
	1101	Not used
	1110	Not used
OPR	1111	Operate instruction (Sec. 9-4

EXAMPLE 9-2

Describe what happens during the execution of this program:

$$R_0 = LDA G$$

$$R_1 = SUB 7$$

$$R_2 = JAM 5$$

$$R_3 = JAZ 5$$

$$R_4 = JMP 1$$

$$R_5 = HLT$$

$$R_6 = 25_{16}$$

$$R_7 = 9_{16}$$

Because of the jump instructions, part of the program will be repeated. I We can summarize the data processing by listing a comment after each. instruction that is executed.

First pass:

Comment Instruction

$$R_0 = LDA \ 6$$
 $A = 25_{10}$ $R_1 = SUB \ 7$ $A = 16_{10}$

 $R = IMP^*I$ Return to R.

During this first pass, the LDA 6 loads the accumulator with the binary equivalent of decimal 25. The SUB 7 subtracts the equivalent of decimal 9, leaving decimal 16 in the accumulator. Because the accumulator contents are positive, the [AM 5 and]AZ 5 have no effect. Then comes the JMP 1, which returns the processing to the SUB 7 instruction (see Fig. 9.6a).

Second pass:

Instruction Comment

$$R_1 = SUB 7 \quad A = 7_{10}$$

On the second pass, the SUB 7 reduces the accumulator contents to decimal 7, still positive. The JAM 5 and JAZ 5 are again ignored. The IMP 1 returns the processing to the SUB 7 instruction (Fig. 9-6a).

Third pass:

Instruction Comment

$$R_1 = SUB 7$$
 $A = -2_{10}$

$$R_z = JAM 5$$
 Jump to R_z

$$R_s = HLT$$
 End of program




Fig. 9-6. A sample program with JAM, JAZ, and JMP.

On the third pass, $P_{10}S^{**}BT$ makes the accomplator contents negative (the sign bit changes from 0 to 1). The JAM 5 now forces the computer to jump to the P_{0} instruction. At this point, the data processing stops (Fig. 9-6b).

The computer run therefore has two returns to SUB 7 and the final escape to HLT (Fig. 9-6c).

EXAMPLE 9-3.

A square-root subroutine starts at address A2 and a log subroutine at address C5. What does the following program do?

$$R_0 = LDA 6$$

 $R_1 = JMS A2$
 $R_2 = ADD 7$
 $R_3 = JMS C5$
 $R_4 = STA 8$
 $R_5 = HLT$
 $R_6 = 400_{10}$
 $R_7 = 80_{10}$
 $R_8 = (ANSWER)$


SOLUTION.

We can summarize the data processing by listing a comment after each instruction is executed.

Instruction	Comment
$R_a = 1.DA 6$	$A = 400_{to}$
$R_1 = JMS/A2$	$A = 20_{10}$ after subroutine
$R_z = ADD 7$	$A = 100_{10} \qquad .$
$R_2 = JMS C5$	$A = 2_{10}$ after subroutine
$R_{\bullet} = STA 8$	$R_{p} = 2_{10}$
$R_s = H1.T$	End of program

The LDA 6 loads the accumulator with 400_{10} . The JMS A2 jumps the computer to the square-root subroutine. After this subroutine is finished, the accumulator contains 20_{10} . The ADD 7 increases the accumulator contents to 100_{10} . The JMS C5 results in a log subroutine, after which the accumulator contains 2_{10} (the common logarithm of 100_{10}). The STA 8 stores the accumulator word at address 8.

Figure 9-7 illustrates the program sequence. As shown, the first exit from the vain program occurs after the execution of JMS A2. After coupletion the square-root subroutine, we reenter the main program at



9. SAP-2

Fig. 9-7. Program sequence for subroutines.

ADD 7. After JMS C5 is executed, we leave the main program for a second time. Upon completion of the log subroutine, we reenter the main program at STA 8.

Notice the BRB instruction at the end of each subroutine, BRB is the mnemonic for "branch back," This instruction takes program control away from the subroutine counter and returns it to the program counter. BRB is discussed further in the next section.

9-4. OPERATE INSTRUCTIONS

An operate instruction neither uses the memory not alters the program counter. Instead, it operates on words already transferred out of memory into working registers (like the accumulator, B register, index register, etc.). What follows is a brief description of each SAP-2 operate instruction.

NOP

NOP is the mnemonic for "no operation." During the execution of a NOP instruction, all the phases are do nothings. Therefore, nothing happens when a NOP is executed.

Why use a NOP? After writing a long program, you almost always have to debug it (locate and correct the errors). This may require adding, changing, or removing instructions. If you remove an instruction, you can fill the gap with a NOP.

For instance, in Fig. 9-8a, the second ADD E2 is an unintended duplication. If you pull this instruction, a gap appears in the program. The easiest way to fill the gap is with a NOP (Fig. 9-8b).

Some microcomputer manufacturers recommend starting program with a NOP. The reason given is that potential races exist at the be-

Fig. 9-8. Using a NOP to fill a gap.

ginning of a program. By leading off with a NOP, these potential races have a chance to die out.

NOPs are also used to produce delays. By repeating a NOP a few hundred times, you can delay the data processing while some activity takes place elsewhere in a computerized system.

CLA

CLA means "clear the accumulator," The execution of a CLA resets all accumulator bits to zero (Fig. 9-9a).

XCH

XCH is the mnemonic for "exchange accumulator and index." During the execution of an XCH, the words in the accumulator and index register are transposed (Fig. 9-9b). For instance, if

$$A = 0000 \ 0000 \ 1111 \ (15_{10})$$

 $X = 0000 \ 0000 \ 1001 \ (9_{10})$




Fig. 99. (a) After CLA. (b) The ACH in action

the execution of an XCH results in

$$A = 0000 \ 0000 \ 1001$$
 (9₁₀)
 $X = 0000 \ 0000 \ 1111$ (15₁₀)

DEX

DEX means "decrement the index register." The execution of a DEX decreases the contents of the index register by one. Given

$$X = 0000 \ 0000 \ 1001 \ (9_{10})$$

the execution of a DEX produces

$$X = 0000 \ 0000 \ 1000 \ (8_{10})$$

INX

INX is the mnemonic for "increment the index register." This instruction adds one to the index register.

CMA

CMA stands for "complement the accumulator," The execution of a CMA inverts each bit in the accumulator, producing the 1's complement.

CMB

CMB is the mnemonic for "complement the B register." This instruction inverts each bit in the B register, resulting in the I's complement.

1OR

IOR means "inclusive OR," identical to the OR function discussed in earlier chapters. The execution of an IOR will OR the corresponding bits in the accumulator and B register (Fig. 9-10); the result appears in the accumulator, If

$$A = 1111 \ 1110 \ 1100$$

 $B = 1111 \ 0001 \ 0000$

(9-2)

XXXX	XXXX	XXXX 4
		1111
XXXX	XXXX	XXXX B

Fig. 9-10. Logic operations are bitwise.

the execution of an IOR gives

$$A = 1111 1111 1100$$

AND

Executing an AND produces bitwise ANDing of the accumulator and B register (Fig. 9-10), with the result appearing in the accumulator. With the initial values given by Eqs. (9-1) and (9-2), the execution of an AND produces

$$A = 1111 0000 0000$$

NOR

This instruction NORs the contents of the accumulator and B register on a bitwise basis. As usual, the result appears in the accumulator. With the values of Eqs. (9-1) and (9-2), the execution of a NOR gives

$$A = 0000 \ 0000 \ 0011$$

NAN

NAN is the mnemonic for NAND. Again, the corresponding bits of the accumulator and B register are operated on. Given the values of Eqs. (9-1) and (9-2), the execution of a NAN results in

$$A = 0000 1111 1111$$

XOR

An XOR instruction will exclusive OR the contents of the accumulator and B register bit by bit. Given the values of Eqs. (9-1) and (9-2), the execution of an XOR produces




Fig. 9-11. INP transfers input word from interface circuit to accumulator.

BRB

BRB is the mnemonic for "branch back." The BRB is used at the end of each subroutine to get back to the main program. BRB is to a subroutine as HLT is to the main program. In other words, if you forget to use a BRB at the end of a subroutine, you will get computer trash when the subroutine is called.

INP

INP means "input," This instruction is executed in two phases. The first execution phase loads the input register with a word from the interface circuit. The second execution phase transfers this word to the accumulator (see Fig. 9-11).

OUT

OUT stands for "output." When this instruction is executed, the accumulator word is loaded into the output register.

HLT

What does every program end with? Right, HLT. This instruction stops the data processing.

Op-Code and Select Code

Earlier, Table 9-1 showed the op-code for all MRIs and jump instructions. 1100, 1101, and 1110 are unused words, but 111) licates an operate instruction. That is, all operate instructions have as format:




Table 9-2 shows the select code, the middle 4 bits used for each operate instruction. To program any operate instruction, start with four 1s, follow with the select code, and end with four don't cares. For instance, the mnemonics and equivalent machine words for the first three operate instructions are

(The = sign stands for "is equivalent to.")

Incidentally, MRIs and jump instructions use an address field but operate instructions don't, because all the operands are already in working registers.

You now have the entire SAP-2 instruction set: 6 MRIs, 6 jumps, and 16 operates; a total of 28 instructions.

TABLE 9-2. OPERATE INSTRUCTIONS

Mnemonic	Select Code	Meaning
NOP	0000	No operation
CLA	100)0	Clear accumulator
XCH	0010	Exchange A und index
DEX	00)1	Degrement index
INX .	0 (00)	Increment index
CMA	0101	Complement A
CMB	0110	Complement B
IOR	0121	Inclusive-on
AND	1000	AND
NOR	1001	NOR
NAN	1010	NAND
XOB	1011	Exclusive-OH
вин	1100	Branch back
181	1101	Input
OUT	1110	Output
HI, T	1111	Halt

EXAMPLE 9-4.

How many times is the DEX executed before the JIZ 4 jumps the processing to the HLT in the following program?

$$R_0 = LDX 5$$

$$R_1 = DEX$$

$$R_2 = JIZ 4$$

$$R_3 = JMP 1$$

$$R_4 = HLT$$

$$R_5 = 3_{10}$$

SOLUTION.

The LDX 5 loads the index register (hereafter called index) with 3₁₀. DEX reduces the index to 2₁₀. JIZ 4 is ignored because the index is not zero. JMP 1 returns the program to the DEX.

The second time the DEX is executed, the index drops to I_{10} , J1Z 4 is again ignored and JMP 1 returns the program to DEX for a second time (see Fig. 9-12).

The third DEX reduces the index to zero. This time, JIZ 4 jumps the program to HLT.

A loop is part of a program that is repeated. In this example, we have passed through the loop (DEX and)IZ) three times as shown in Fig. 9-12. Note that the number of passes through the loop equals the number loaded into the index register.

If we change R₅ to 7₁₀ and rerun the program, the computer will pass through the loop seven times. Similarly, if we change R₅ to 200₁₀, the computer will pass through the loop 200 times.

The point to remember is this. We can set up a loop by including an LDX, DEX, JIZ, and JMP in a program. The integer loaded into the




Fig. 9-12. Programming a loop.

. •	· •		
		•	
,			

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

1. FRANCISCO JAVIÉR AGUILAR JUAREZ Ermita Iztapalapa No. 442-24 Unidad Modelo México 13, D. F. Tel. 581-32-64 TELEFONOS DE MEXICO, S.A. Parque Vía No. 198
Col. Cuauhtémoc
México 5, D. F.
Tol. 518-82-20

 JAIME ARTEMIO AGUILERA VAZQUEZ José Balbuena Vera No. 7
 Col. Los Cipreses
 México 21, D. F.
 Tel. 677-56-48 E.N.E.P. ZARAGOZA Ignacio Zaragoza Esq. Guelatao

3. JUAN MANUEL ALONSO MARTINEZ Martín Mendale No. 1429-A Col. Del Valle México 12, D. F. Tel. 534-90-73 S.H.C.P. Palacio Nacional

4. DAVID ALVAREZ SOLAR Bertha No. 195-2 Col. Nativitas México 13, D. F. Tel. 672-78-91

INDETEL, S.A.
Antiquo Camino a San Lorenzo S/N
Col. Zona Industrial
Toluca, Méx.
Tel. 4-24-44

 JOSE DAVID ANGELES 0. Concepción Urquiza 266 Col. Las Camelias Morelia, Mich. ESCUELA DE ING. ELECTRICA UMSNH Ciudad Universitaria, Esc. de Ingeniería Eléctrica. Morelia, Mich. Tel. 2-77-76

 VICTOR GABRIEL BARBOSA GARCIA Martín Castrejón No. 72 Col. F. Del Río Morelia, Mich. ESCUELA DE ING. ELECTRICA UMSNH Ciudad Universitaria, Esc. de Ingeniería Eléctrica. Morelia, Mich. Tel. 2-77-76

(FEL 9 DE JUNIO AL 4 DE AGOED

NOMBRE Y DIRECCION

TOTAL A DIMEDIA

507. TEODORO BOGARIN NUNEZ SCIEUZ Durango 535 (1), 471 ColCoRosalestr.cistas те1%: 27021 4 э

51. PAGRICLE CONTRACT DECISIO 8. VICTOR MANUEL CASTILLO DOMINGUEZ Lales Plaza de la República 26-5° piso Columnata Tabacalera México S. D. F. Tel: 546-24-21

a distribution and acceptant Att. Mrs. Sch Mat. 206 9. MANUEL DEL VILLAR CASILLAS

Loto 16 J) Col. Sta. Ma. la Ribera México 4. D. F. Tel. 541-19-21 THE PROPERTY OF THE PARTY AND IN Sanchez Cotto tal. 302 Col. "Alle Arde

10. JUVENTINO, DE SANTIAGO GRACIDA Stall Cruz, 156) .st. 3 Col. Portales México 13, D. F.

Tel., 532-99-22 1.5. JUSE HAVID WHILES HERRERA 17. Lugiona de filmante No. 196 Col. Visitate

11. CARLOS DIAZ RODRIGUEZ Cafetal 473 Col. Granjas México México 8, D. F. Tel. 657-1775 . -.02 ل**ەر**دى ئامىر دارىد دار

12. FRANCISCO ALBERTO DOMINGUEZ ROCHA Av. 20 de nov. 91 Dpto. 8 Col. Centro México 1, D. F. Tel. 512-72-61

EMPRESA Y DIRECCION

ESCUELA DE INGENIERIA DE LA UAS Constitución y Andrade Culiacán, Sin. mal. 2-49-70

1000

COMISION FEDERAL DE ELECTRICIDAD Plaza de la RDpública 26-5° piso Col. Tabacalera México 5, D. F. Tel. 546-24-21

BUFETE INDUSTRIAL DISEÑOS Y PROYECTOS S.A. Tolstoi 22 Col. Anzures México 4, D. F.

: · · S.A.H.O.P. Xola y Av. Universidad Col. Narvarte México 12, D. F. Tel. 574-82-17 1-.--

Tel. 533-15-00

C.A.P.F.C.E. Vito Alessio Robles 380 Col. Tecoyotitla México 20, D. F. Tel, 554-67-91 ٠. ټـ

SECRETARIA DE HACIENDA Y CREDITO PUBLICO :

Tel. 512-81-32

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

13. RICARDO ESPRIELLA GODINEZ
Calle 2 Edif. 26 No. 12
Col. Fovissate
México 21, D. F.
Tel. 677-96-61

FACULTAD DE INGENIERIA, U.N.A.M. Cd. Universitaria México 20, D. F.

14. RAMON FEXAS FERNANDEZ Viena 156 Col. El Carmen México 21, D. F. Tel. 554-06-88 SECRETARIA DE HACIENDA Y CREDITO PUBLICO Palacio Nacional Edif. 5-2° piso México 1, D. P. Tel. 585-40-11 ext. 2134

15. LUIS HUMBERTO FRANCO CARDENAS Av. Universidad 465-4 Col. Del Valle México 12, D. F. Tel. 523-49-36 BANRURAL Campeche 290-7° piso México 11, D. F.

16. LUIS GARCIA REYES Martín Castrejón 35 Col. Felícitas del Río Morelia, Mich. Tel. 2-64-25 ESC. DE ING. ELECTRICA UMSNH Morelia, Mich. Tel. 2-77-76

17. JOSE MANUEL GONZALEZ GONZALEZ
Nogal 122
Col. Casa Blanca
Toluca, Edo. de Méx.

INDETEL, S.A.
Antiguo Camino a San Lorenzo, S/N
Col. Zona Industrial
Toluca, Edo. de Méx.
Tel. 4-24-44

18. JOSE FRANCISCO GIRON ARVAYO
Cumbres de Maltrata 409-3
Col. Narvarte
México 12. D. F.

PLASTICOS REX
Ferrocarril de Cuernavaca 324
Col. Olivar de los Padres
Tel. 595-31-00

NOMBRE Y DIRECCIÓN

EMPRESA Y DIRECCION

19. PERNANDO GRIMALDI DE GYVES
Retorno 813 No. 17
Col. Centinela
México 21, D. F.
Tel. 549-96-19

S.A.R.H. Reforma 51-13° piso Col. Centro México 1, D. P. Tel. 535-68-65

20. ELENA GOMEZ RICARDEZ

Génova 107

Col. Valle Dorado

Edo. do Méx.

Tel. 567-66-00 ext. 2243

INSTITUTO MEXICANO DEL PETROLEO Av. de los 100 Mts. No. 152 Col. San Bartolo Atepehuacán México 14, D. F. 7el. 567-91-00 ext. 2243

21. JOSE LUIS GUISA TORRES Tabacos 26 Col. San Mateo Edo. de México Tel. 373-33-17 INSTITUTO MEXICANO DEL PETROLEO AV. de los 100 mts. No. 152 Col. San Bartolo Atepahuacán México 14, D. F. Tel. 567-66-00

22. LAURA HERNANDEZ PALET
José Ma. Olloqui # 161 - 3
Col. del Valle
México 12, D. F.
Tel: 534-75-53

C.P.N.H. Tepic 40-2° piso Col. Roma Sur México 7, D. F. Tel. 584-06-68

23. MARCO TULIO HERRERA NUNEZ

S.A.R.H. Reforma 51-13° piso México 1, D. F. Tel. 566-00-64

24. ARTURO HERNANDEZ LEDESMA Valle Arispe 78 B Dpto. 303 Col. Valle de Aragón Edo. de Méx. S.A.R.H. Sierra Gorda 23 Col. Lomas de Chapultepec México 10, D. f. Tel. 520-56-77

NOMBRE Y DIRECCION .

EMPRESA Y DIRECCION

25. ROSENDO ISLAS SOSA Vía de Neptuno 13 Col. Arcos de la Hacienda Cuautitlán Izcalli Edo. de Méx.

FACULTAD DE INGENIERIA, U.N.A.M. Ciudad Universitaria

26. LUIS M. LEON ESTRADA Cacahuamilpa 12-202 Col. Condesa México 7, D. F. D.I.F. Amores 1270 Col. Del Valle México 12, D. F. Tel. 559-91-43

27. RAMON FELIPE LOPEZ GUAL Gabriel Mancera 1430-305 Col. del Valle México 12, D. F. Tel. 575-62-37 C.P.N.H. Tepic 40 Col. Roma México 7, D. F. Tel. 574-14-97

1.1

28. ELSA LOPEZ LOPEZ
Edif. 5 ent. 2-201
Unidad Tlatelolco
México 3, D. F.
Tel. 567-66-00 ext. 2626

INSTITUTO MEXICANO DEL PETROLEO Av. de los 100 mts. 152 Col. San Bartolo Atepehuacán México 14, D. F. Tel. 567-91-00 ext. 2636

29. JAIME ANTONIO MACHUCA GONZALEZ

PRODUCTOS ESPECIALIZADOS DE ACERO, S.A. Poniente 134 No. 854 Col. Ind. Vallejo México 16. D. F.

30. VIRGILIO CESAR MARTINEZ VASQUEZ Insurgentes Sur 418-12 . Col. Roma Sur México 7, D. F. Tel. 584-62-74 C.P.N.H. Tlaxcala 92 Col. Roma Sur México 7, D. F. Tel. 584-02-23

Tel. 567-70-22

NOMBRE / DIRECCION

EMPRESA Y DIRECCION

31. ALFRED) MASANAO DIAZ MAEDO Palenque 111 Col. Narvarte México 12, D. F. Tel. 519-74-05

32. JORGE ARTUNO MASTACHE FLORES
Col. México
México 13, D. F.
Tel. 575-35-53

C.F.N.H. Topic No. 40 México , D. F. Tel. 584-72-74

33. GABRIEL MENDEZ BOTELLO Av. Nicolás León 182 Col. Jardín Balbuena México 9, D. F. Tel. 552-53-34 FACULTAD DE INGENIÈRIA, U.N.A.M. Ciudad Universitaria

34. JOSE LEOPOLDO MIRANDA TORRES
Retorno 8 de Iglesias Calderón No. 18
Col. Jardín Balbuena
México 9, D. F.
Tel. 552-57-49

C.P.N.H. Tepic 40-3° PISO Col. Roma México 7, D. F. Tul. 574-10-73

35. SERGIO MUNIZ PEREZ
Mariano Azuela 8-18
Col. Sta. Ma. la Ribera
México 4, D. F.
Tel. 535-20-76

9.H.C.P.
Palacio Nacional Edif. 5-2° piao
Col. Centro
México 1, D. F.
Tel. '510-21-99

36. J. RODRIGO MUNOZ C. Trípoli 507-4-A Col. Portales México 7, D. F. Tel. 532-25-68

INSTITUTO MEXICANO DEL SEGURO SOCIAL Av. Cuauhtémoc Col. Doctores México 1, D. F. Tel. 761-11-22 ext. 2122 y 2179

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

37. RAMON NORIEGA SOLORZANO
Carrillo Puerto 368-5
Col. Anáhuac
México 17, D. F.
Tel. 527-97-26

38. PABLO OLLERVIDES AGUIRRE Playa Tabachines 36 Col. Marte México 13, D. F. Tel. 579-34-00 INDETEL, S.A.
Antiguo Camino a San Lorenzo, S/N
Col. Zona Industrial
Toluca, Edo. de Méx.
Tel. 4-24-44

39. HECTOR PAZ CONCHA
Ote. 9 No. 112
Col. Reforma
Cd. Netzahualcovotl

PLASTICOS REX, S.A. PF.CC. de Cuernavaca 324 Col. Olivar de los Padres México 20, D. F. Tel. 595-31-00

40. ALFONSO PINTO CONCHAS
Colima 191
Col. Roma
México 7, D. F.
Tel. 514~66~98

PRODUCTOS ESPECIALIZADOS DE ACERO, S.A. Poniente 134 No. 854 Col. Ind. Vallejo México 16, D. F. Tel. 567-70-22

41. ALFONSO QUIROZ CHAVOLLA Xochicalco 51-103 Col. Narvarte México 12, D. F. Tel. 530-05-49 S.A.R.H. Reforma 35- Mezanine Col. Centro México 1, D. F. Tel. 546-63-93

12. JUSTO MIGUEL RAMIREZ CABRERA Trípoli 310-306 Col. Portales México 13, D. F. Tel. 584-72-01 C.P.N.H. TEPIC 40 Col. Roma México 7, D. F. Tel. 584-72-45

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

43. ALEJANDRO RAMIREZ MACIEL ·
Calle 4 No. 149
Col. Pantitlán
México 9, D. F.
Tel. 558-03-86

S.A.H.O.P.

Xola y Universidad
Col. Narvarte
México, D. P.
Tel. 519-68-00

44. MARIO ROJAS LEON
Calzada de la Viga 1416 E-108
Col. Sifón:
Máxico B, D. F.

D.I.F Amores 1240 Col. Del Valle México 12, D. F. Tel. 575-91-\$1 ext. 32

45. ENRIQUE RUIZ GONZALEZ
Chihuahua 47 Dpto. 502
Col. Roma
México 7, D. F.
Tel. 564-80-95

FACULTAD DE INGENIERIA, U.N.A.M. Ciudad Universitaria 'México 20, D. P.

46. ISMAEL SANCHEZ GOMEZ
Nogal 18
Col. Sta. Ma. la Ribera
México 4, D. F.
Tel. 592-37-03

'C.P.N.H.
Tepic No. 40
'Col. Roma
México 7, D. F.
Tel. 574-14-97

47. ROBERTO SANCHEZ RODRIGUEZ
Av. Universidad 2016 Ed. 3-102
Col. Copilco Universidad
México 20. D. P.

S.A.H.O.P. Constituyentes 947 Col. Balcon de las Flores Tel. 271-30-00 ext. 456

40. J. MARIO SANCHEZ VELASCO Emperadores 224-402 Col. Portales México 13, D. F. C.P.N.H. Tlaxcala 93 Col. Roma Máxico 7, D. F. Tel. 584-08-23

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

49. ANTONIO SANDOVAL LEYVA
L9-M9- Fracc. Alvaro Obregón
Col. Paraiso
México 13, D. F.

C.P.N. H. Tepic No. 40 Col. Roma México 7, D. F. Tel. 574-22-06

50. GILBERTO SANTOS ARAOZ
Rep. de Costa Rica No. 44-17
Col. Morelos
México 2, D. F.
Tel. 529-19-84

S.A.H.O.P. Kola y Universidad Col. Narvarte México D. F. Tel. 519-51-34

51. VICTOR M. SEVILIA A. Petén Sur 46-22 Col. Narvarte México 7, D. F. FACULTAD DE INGENIERIA, U.N.A.H. Ciudad Universitaria México 20, D. F.

52. LUIS MIGUEL TERAN MARTINEZ Av. Cuitláhuac 163 Col. Potrero del Llano México 15, D. F. Tel. 556~00-36 C.P.N.H. Tepic No. 40-2° piso Col. Roma Sur México 7, D. F. Tel. 584-06-68

 MARCO ANTONIO VAZQUEZ ESQUIVEL Alajuela, Costa Rica UNIVERSIDAD DE COSTA RICA

54. EUSEBIO VELAZQUEZ

S.A.R.H. Reforma 35-Mezanine Col. Centro México 4, D. F. Tel. 546-63-93

NOMBRE Y DIRECCION

EMPRESA Y DIRECCION

55. ENRIQUE ZARATE LEYVA

S.A.R.B.
Reforma 69-9° piso
Col. Centro
México 1, D. F.
Tel. 535-65-95

56. FRANCISCO JAVIER ZAVALA MORALES
Manuel Ma. Plores # 149-A
Col. Obrera
México 8, D. F.
Tel. 578-00-01

COMPANIA MEXICANA AEROFOTO, S.A. 11 de Abril 338 Col. Escandón México 18, D. P. Tel. 516-07-40 ext. 126

57. FRANCISCO ZAVALA ZAVALETA
Calz. Vallejo 583
Col. Magdalena de las Salinas
México 15, D. P.
Tel. 567-44-79

C.P.N.B. Tepic No. 40 Col. Roma México 7, D. F. Tel. 584-08-23

58. BERNARDO ZENDEJAS MORALES Calz. de la Viga 1416-E 108 Col. Sifón México 8, D. F. D.I.F. Amores 1240 col. Del Valle México 12, D. F. Tel. 559-91-29